Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I want to used BiCMOS 0.18um PDK, and the differential structure must be used to connect the later circuit, can the cascode configuration with/without feedback is possible? The single chip without any off-chip component is possible? thanks.
How can i design this amplifier, the bandwidth is about 40MHz~100MHz, P1dB is 15dBm, and the Gain is about 15dB, which circuit topology can I used, is there anyone give me some advice? thanks!:?:
hi, after reading this ,i know how to do in CMOS, but if the SiGe BiCMOS technology is used, then , how to do with the npn transistor, where can i draw with the ntap contact and the ptap contact. would you plz give an example with a picture.
thanks.
I used HB and HB noise controller to simulate the phase noise of the divider which was divider by 3, the setting of the ADS just as shown in the figure, but the result was not right, so I want to know how to simulate the PS of the divider in ADS? Is there anything wrong with the setting of the...
hello, BigBoss, did you simulate the phase noise of the divider by ADS, I simulated the phase noise of the divider in ADS with the HB and HB noise controller, and found the results were not right, would you plz told me how the simulate it in ADS?
Hello, I'm a fresher about analog and RF design, i want to design a VGA, the noise figure below 10dB, and the bandwidth is 40MHz~90MHz, the gain range is 32dB(-32dB to 0dB or 32dB to 0dB, is there any difference) with the gain step is about 0.5dB, and also with good linearity. which structure of...
Re: hpeesofsim
I am also having the same simulated error with you, but I have checked that the equations in the model is all defined, I have no idea about it, how did you get over the problem, plz give me some advices. thank you!!
here is the error:
error detected by hpeesofsim during netlist...
what is large signal
you just need to fit the I-V and C-V curves,then all the other parasitic parameters are extracted from the small signal model,then you have to setup a subcircuit , maybe all the performances like S_para,gain,p_1dB,etc can be gotten,it's just what i can tell you,maybe others...
how to get model measurement
i have seen some researchers characterize the large signal model by SDD in ADS, only need the intrinsic components with nonlinear equations and external components as constant extracted by small signal model, which is very useful, but i just don't understand the SDD...
small signal sdd model
there is only small signal model paras, which are only can simulate the s para,i want to make some measurement get the I-V as you have said to fit the s para in multip-bias conditions, but it's not enough, the nonliner effect is mostly characterized by C-V curve in...
large signal model
if there is no large signal model, how can i simulate the power characteristic, for example, the IP3, P1dB, etc. how to model the large signal model through the I-V ,C-V curves ,and also the fitting of the S para of the small signal model, the SDD control in ADS can be used...
Re: any specification about space of microstrip in high freq
thanks for sharing, i got the idea,i want to know that is there great differences between the simulated and measured results?
also, is the difference of impendence with 0.5Ohm a great influence?
In GaAs MMIC technology, is there any technological experience about the space of microstrip?at 5.4GHz,8GHz, what is the strict limit of the space? is it OK that twice of the microstrip width of the space? if this will be effect the circuit performance, i must be change my project , plz give...
process & procedure of suggestion in hindi
can somebody give some suggestions and consideration about MMIC suggestion?
i think there are so many things to consider,the microstrip length and width, the layout dimension, the interconnect of resistor and conductance, the consideration in the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
