Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by pikky

  1. P

    Why the ADC experimental result is so bad?

    Do i need to do the Monte-carlo simulation?
  2. P

    Why the ADC experimental result is so bad?

    But I have done the post simulation and run the corner.
  3. P

    Question: the tolerated range of com in pipe adc

    Thanks for your reply. You mean the tolerated offset of the comparator can be as large as ±(1/4)Vref? Can you supply some meterial to support it?
  4. P

    Question: the tolerated range of com in pipe adc

    Dear all: In a pipelined ADC, If the input range is -Vref~+Vref 1.5bit/stage So every stage need two comparators, with the threshold of -(1/4)Vref and +(1/4)Vref. My question is : what is the tolerated range of the offset of the comparators? Thanks.
  5. P

    Why the ADC experimental result is so bad?

    I designed an ADC , in simultion, it acquired 1Gsamples with the 8 bit resolution, after fabricated in 0.18um process, the experimental result is much worse. Can anyone tell me the reason? Or what restrict the performance of an analog circuit after the fabrication? Thans a lot.
  6. P

    [help]How to get the value of input capacitance of opamp?

    Dear all, During simulation using hspice,how can we get the value of the input capacitance of an opamp? or to be simple, how can we get the value of the capacitance (Cgs or Cgd) of a MOS? Thanks.
  7. P

    How to calculate the ENOB of a SHA?

    can't see the file? I upload again. Hope this time you'll see it.
  8. P

    How to calculate the ENOB of a SHA?

    yxo, thank you for your reply. I know we use the tested SNDR in the definition of the ENOB of the AD. That's why I presented this question. Added after 5 minutes: 《A bipolar 2-GSample s track-and-hold amplifier(THA) in 0.35um SiGe technology》 this paper presented the exact formula I...
  9. P

    How to calculate the ENOB of a SHA?

    Some papers(all of them used the bipolar process) said that the ENOB of a SHA is obtained by this formula: ENOB=(|THD|-1.76)/6.02 is that right? Or can we use this fomula in CMOS process? Why don't use SNDR instead? Where can I find the original explanation? Thanks you. pikky
  10. P

    Can't understand these two equations about THA sample switch

    In a paper i read: “to complish the resolution we designed, the least f3dB should large enough: f3dB>=fin*[2e((N-1)/2)] fin is the frequency of the input signal；N is the resolution of the sample switch. “in the short-channel model, the Ron of the switch ：...
  11. P

    hspice and specture model

    You may have a try:) Use the same format.
  12. P

    pass the commands from VC++ program to the command window i

    skill script array instance cadence it seems so hard. Admire u.
  13. P

    How to simulate SNR of a signal?

    Do the FFT (either hspice or spectre),we get the spectrum of the signal. From the fig,we can only get the SFDR,how can I get the SNR? Cheers!
  14. P

    How to use wire in HSpice ?

    Re: Wire in HSpice hi,try this : v1 out outdum 0
See more

Part and Inventory Search

Back
Top