Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am trying to simulate a schematic in Allegro design entry HDL 16.3 using the built in PSpice, drop down menu called "AMS Simulator".
My schematic is just a dummy with only 2 resistors, a GND node, and a floating node (no symbols for a voltage source yet I know we have a long way to go but I...
I am trying to design an op-amp with rail to rail inputs and am finding an issue with the symmetric input stage trick. I am limited to a process with no floating gate and nothing fancy like triple well.
I have tried two approaches, one with a simple dual (symmetric) nmos and pmos differential...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
