Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
MMMC is the right answer, we don't need to insert lockup cells in scan-capture path since hold violation in scan-capture mode will be fixed in scan-capture mode analysis!
And scan cts will be implemented after function cts, so we don't need to take care of clock skew in scan capture mode.
Hi guys,
I meet a problem when I using scan compression HPDF structure.
First I insert scan on Sub block (using scan compression).
Second I want to insert scan on TOP hybrid (using scan compression).
The problem occurs:
What I want is to stitch the scan chains of Sub to the hookup point on TOP...
dftmax
When I used hybrid flow of dftmax to do hierarchical scan compression, the sub scan chain of sub design can't stitch to the top. It reported Error in preview-dft step that "Core scan segments 'all sub scan chain' have DRC violations. Scan Compression integration cannot proceed."
But I...
please check the timing report, to find which wire/port is the most large delay occurs, and then check the library to find whether there is corresponding timing settings.
for SRAM, ROM, different EMA setting can cause the large delay problem.
for DFF, the uncorrect large input transition time...
add cell constraints are used to control the load and unload values allowed on scan cells. And TM will create patterns that satisfy cell constraints. It only works in DRC mode.
add atpg constraints is used to define constraints that are required to be satisfied during ATPG. Also the constraints...
tetra max questions
As I said before, use the command "set pattern -del" to prevent overall fault coverage. And if there is fault dropping, it is since the pattern generation based on diffrerent netlist. So if you can get the result, just ignore the fault dropping.
tetra max questions
Please use 0809 version, this version support tcl mode and use tcl command I think it is easily to implement the loops.
For the second question, please use the command "set pattern external" and "set pattern -del". Hope it helps!
Generally speaking, High-Z input should not appear in stil/wgl file. One exception is
BIDI pin, force first cycle as High-Z to make it uni-directional.
And notice that High-Z is different from 0/1, so if you modifiy the High-Z input as 0/1, scan-out compare will come error. But X is same as...
yes, for normal case, library setting can meet your request such as fanout&tran. but for some special case you need to set your own constraints (more strict than the library setting) such as clock tree path.
vhdl synthesis keep
// synopsys dc_script_begin
// set_dont_touch {instance_name}
// synopsys dc_script_end
I think it is the easiest way to preserve your inverters.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
