Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello FvM thanks for your suggestion.I tired using IN4004 diodes across both the 47K resistors but the startup time is still the same(the usage of diodes not removing the startup time).
Can I get anymore suggestions regarding this startup time.
thanks.
Hello,
I am gettiing some error popup in LTspice as shown in the attached image when I tried to simulate the sallenkey bandpass filter combined with:
a) sallenkey HP filter with fc=0.4Hz **broken link removed**
b) sallenkey LP filter from here with fc=2.4Hz **broken link removed**
Can...
Hi SunnySkyguy ,
I am using the circuit as here https://embedded-lab.com/blog/?p=5508
Can I get your suggestions of how to modify this circuit to remove or minimize the settling time.
thanks.
Hello,
Now,I am planning to improve the working circuit design by minimizing the settling time.I really want to minimize this settling time.
@FvM :Can you explain me what kind of special design is needed to minimize the settling time.
Thanks.
Hi erikl,
No,the OPAMP doesnt have the indicator shown in both the images but it has something like this **broken link removed**
Can I know how to proceed ?
Hello,
I got an OPAMP sample with 8-pins from TexasInstrument labelled on the package as "OPA333AID" and DESC: IC OPAMP 8-SOIC (The datasheet is attached below) .On the OPAMP chip I got is lablelled as "O333A35K C651G4" and there is no point on the chip that actually indicates the pin1 as it is...
Hello Audio guru,
Thankyou for your explanations and suggestions. Now I am clear that the two stages don’t provide sharp cutoff frequency and there is need to use another type of filter.
1)Can you please explain me the steps to build a new filtering stage (that replaces the two stage filtering...
I really didn't understood of what frequencies are allowed that fall outside limit of 0.7 to 2.34Hz.
Can you pelase explain a bit on about this.
Thanks.
Hello,
The circuit here https://embedded-lab.com/blog/?p=5508 uses simple filters of highpass and lowpass for limiting the frequencies within the limit of 0.7Hz to 2.4Hz.But can someone explain me the below
1)what are the lower frequencies that are allowed below 0.7Hz, if the filter was...
can someone please tell me a software/tool to practically(with the simulation results) understand this difference in -3db cutoff frequency( and the 40 dB/dec roll-off instead of 20dB/dec above the cut-off).
Thanks.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
