Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by okawa

  1. O

    How to decide the over drive voltage ?

    every Vov has its position. there is a rule: If MOSFETs are current match, then make the Vov as high as possible, it will make the current mirrors outputs better. But it will reduce the head room. If MOSFETs are voltage match, then make the Vov lower, it's good for reducing input offset...
  2. O

    How to simulate the CTIA readout circuir?

    you must reset your CTIA first.
  3. O

    plese give me a hand of two stage opamp?

    sure. the current density in M5 the same as those in M3 and M4 will reduce the systematic offset, and the same L will reduce the random offset.
  4. O

    TFT CCFT Display Backlight Inverter

    oz960 inverter problem u can use OZ960 or BIT3105 to make a inverter module for ur LCD module.it's not very easy, but u can buy a commercial inverter to ignite ur CCFL
  5. O

    Why phase is not zero when frequency is equal to 1 ?

    frequency & phase if u want to simulate the open loop gain of ur opamp ur circuit may be not right. u may add the signal source to ur circuit as the following statements: vinn inn 0 Vdc vinp inp 0 Vdc AC Vac where Vdc is a DC voltage, Vac is an AC voltage amplitude, for instance 1v. then use...
  6. O

    How to improve PSRR of a bandgap?

    improving psrr the capacitors in ICs are large enough to sink the ripples ? the capacitors will ocuppy the whole wafer
  7. O

    Why phase is not zero when frequency is equal to 1 ?

    frequency & phase well, the dominant pole is at the output node of the first stage. so you should decrease the output impedance of the first stage. so you may try the following methods:1) increase the bias current, 2)decrease the L of the transistors. in ur AC simulation schematic, 10p...
  8. O

    capacitive load vs. resistive load

    the capacitive load will decrease the bandwidth of an OPAMP. So, in order to get high bandwidth, the opamp should have a low output impedance.
  9. O

    Why Vth changes with transistor size and bias condition

    vth body effect the lambda always changes with transistor length, how to simulate this curve in HSPICE for a specific process?
  10. O

    New to Sigma - Delta topics

    hello, is there somebody design the digital audio power amplifier with SDM? If I want to design such a power amplifier how could I start?
  11. O

    Why phase is not zero when frequency is equal to 1 ?

    frequency & phase your AC analysis is from 1Hz , you can try from 0.01 or lower. the dominant pole of your OP is very low , smaller than 1. u see the gain decrease directly from 130 db.
  12. O

    power line communications

    3years ago I tried to make a PLC telephone with TMS320VC5409 DSP, I used QAM and OFDM with 16 sub-carriers. the most problem I met is EMC.
  13. O

    the ways for simulaion BandGap

    In HSPICE, how to set the best time step for a startup operation in TRANSIENT analysis?
  14. O

    some thing about auto gain controller (AGC)

    auto gain controller AGC is wide used in communication, audio and other fields. could some one show me some doc about AGC priciple? thanks!
  15. O

    Where do the harmonics come from in OpAmps?

    Harmonics harmonic are mainly caused by the resistor capacitor, and the active elements in the circuit. if the small signal transfer function of the opamp is derived, it will be easy to find how the harmonic occurs. For transfer function h(s)=A*(s+0.001s^2), a signal x(s)=sin(100s) goes through...
See more

Part and Inventory Search

Back
Top