Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
singapore minimum salary
a topic before showed the salary for a electronics fresh (postgraduate)in Singapore is about 2.5k sin $.
Its also for an experienced digital engr ?
Hi, all
i have a serious problem :
pre-layout scan ATPG simulation is good
post-layout scan ATPG simulation is error
both of them have no timing information (doesnt include sdf file and timing check)
scan reordering is done during layout
whats wrong?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
