Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Nonsense

  1. N

    PORTn.NC.vnc, nf(1), nf(2) in @DS?

    I found that PORTn.NC.vnc is the output referred noise, any comments? thanks.
  2. N

    Highest voltage gain of Low noise amplifier

    Hi, guys, What is the highest voltage gain of LNA (single stage, either single-ended or differential) you found in all of the top publications? Of couse it should also demostrate ellegant NF. Thanks.
  3. N

    PORTn.NC.vnc, nf(1), nf(2) in @DS?

    Hi, What does the data of PORTn.NC.vnc stand for in @DS SP simulation? input referred noise? output-referred noise? or something else? Also, what does nf(1) and nf(2) stand for? little information can be found in the @DS document. Thank you very much. If possible, please also advice how to...
  4. N

    Inductor modeling: S para fitting or Y para fitting??

    ads inductor fitting Hi, In inductor modeling, I found that although Y parameters (my Q and L are extracted from Y parameters) fit well, the S parameters fittings are nasty (dB(S11) differs about 8dB). This really confuses me, which one should I use to fit my inductor?? What cause this kind...
  5. N

    Issue in inductor modeling

    Hey, guys, I'm modeling inductors by fitting quality factor and inductance, and the fittings are pretty good now. However, I found that although Y parameters (my Q and L are extracted from Y parameters) fit well, the S parameter fittings are nasty (dB(S11) differs about 8dB). This really...
  6. N

    Quick question: why does Q of spiral inductor have a peak?

    Re: Quick question: why does Q of spiral inductor have a pea Hi, James and Jian, I never expect this post will arouse such an enthusiasm! Two thumbs up! IE3D and Sonnet, I'll recommend these tools to my boss! God bless both of you.
  7. N

    Quick question: why does Q of spiral inductor have a peak?

    Re: Quick question: why does Q of spiral inductor have a pea Thank you, Dr. Rautio, You said that at low frequency, the inductance goes to zero, but if you use L=-1/2/pi/freq/imag(Y11) to extract the inductance, you'll find that the inductance at low frequency is actually very large. And...
  8. N

    Quick question: why does Q of spiral inductor have a peak?

    Re: Quick question: why does Q of spiral inductor have a pea Hi, wlcsp, Thanks for reply. I know the loss when freq. get high, this could be the explaination for the quality factor to go down, but why Q rises at first and gets a peak?
  9. N

    Quick question: why does Q of spiral inductor have a peak?

    Hi, all, Why does the quality factor of the on-chip spiral inductor have a peak? I mean what dominate the loss at low freq. and what at high freq.? Thanks.
  10. N

    which CAD is best for modelling?

    Hi, If you're doing the MOSFET or BJT modeling job, you may try the IC-CAP from Agilent... Kind Regards.
  11. N

    Help: How to decrease mag(S22) when mag(S22)>1

    Hi, all I'm designing a low noise amplifier working @5GHz, however, the stability is a big big problem to me, can anyone suggest me something to read?? And, The magnitude of S22 of the amplifier is larger than 1, how am I gonna do??please help me out!! Thank you.
  12. N

    Noise calculation of the common gate LNA

    hi, is here no one doing the common gate stuff?
  13. N

    DISCUSSION: RF CMOS process - triple-well NMOS

    n-mos triple well Hi, Does anyone here know the pros and cons of the triple-well NMOS? Is there any paper relating to this topic? (so far, I only know that the triple-well NMOS results in good isolation) Best Rgs.
  14. N

    Noise calculation of the common gate LNA

    Hi, I've been reading some papers on the common gate LNA recently. I'm confusing by one of the noise issues: most of the papers say that the channel induced gate noise is decoupled and should be neglected, however, the other papers do account for the gate noise in the noise calculation. I'm...
  15. N

    Why do I get a negative Re(Zin) while performing SP in ADS?

    Re: Why do I get a negative Re(Zin) while performing SP in A Hi, I surely have checked the bias conditions, they're definitely in the active regions. I apprecitate if you have a shot at this circuit with SP simulation. Thank you.

Part and Inventory Search

Back
Top