Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
verilog pli examples
Hi,
I need to transfer a value stored in a reg in verilog file to a variable in c file.
I figured out to use acc_fetch_value() (access routine). It seems that this routine would require 3 arguments as inputs.
Can anyone explain on this routine. An example would be more...
ECO
Consider after P&R, you need to change the code for a particular block and the rest of the blocks are not touched.
So when you do ECO, routing for the particular block is done while other routing are untouched. Thereby saving time.
ECO is usually done when there is only 10 - 15% change in...
Hi everyone...........
this is a part of the code...........
why the "#1" delay is used for every assignment in the code..... whats the use.......
THNX
front-end vs back-end
This discussion really gives me confidence......
I always wanted to be in backend........... but now Iam working as a verification engineer.
Whenever I come across openings in backend, they ask for tapeout experince..........
If this is the case how a guy can move frm...
Re: The major difference between ASIC design and FPGA design
1. In FPGA time to market is less but cost is more.
In ASIC time to market is is more.
2. In FPGA ur going to just burn the functionality on a already designed chip. Where as in ASIC ur strating from the scratch. So, ASIC gives...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
