Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Within the same module, I am not able to invoke different always constructs at posedge of different signals.
Eg.,
Module( )
Wire out;
Assign out = signal_in && clk;
Always @( poseDge clk) .......;
Always @( posedge out) .......;
endmodule
When I check the rTd schematic, the D modules...
I guess almost all filing Fpga boards come with both picoblaze and microblaze processors....
To check whether ur board supports picoblaze,
First download any of the picoblaze files from xilinx website and the
go to windows command prompt and type cd file_path_name (space) kspcm3 and then...
I guess you can try the following logic:
Reg [2:0]u1,u2,u3;
Always @(posedge clk)
Begin
case(user input):
'00' : u1 = 1; u2,u3=0;
'01' : u2 = 0; u1,u3=0;
'10' : u3 = 0; u1,u2=0;
End case
End(always loop)
Always @(posedge clk)
Begin
r1= (define a vector with clk,datain,dataout as the elements)...
chipscope pro
ppl
i do not know how to get started wid instantiating ICON, VIO.... cores ....im using ISE9.2....
chipscope pro manual from xilinx doesnt help me.....can anyone help me out with a elaborative cookbook sort of thing...
verilog conditional generation
thnx ppl.......
i have resolved the problem...
instead of instantiating modules i shud've used task/function(its jest a routine call)....
now its working phaka!!!!!
verilog divisor
you mean..
if(condition)
begin
module 1;
elseif (condition)
module 2
else
module3
end
...i tried tis...it doesnt work..'coz an if-else needs an
always statement!!!!!!....else u get an error like
ERROR:HDLCompilers:26 - "division.v" line 51 expecting 'endmodule', found 'if'...
task inside generate statement in verilog
i tried using tat too...but in vain....
i also tried using assign-deasign statements & also force-release(4 simulation purpose alone) too...but didnt work....
as of wat i heard frm a verilog expert.. he says tat i cannot use module instantiation inside...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
