Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by mssong

  1. M

    Is it possible to create a voltage source in verilog in cadence virtuoso?

    I know it's easier with VPULSE. However, I would like to create my own VDC with an initial step voltage, stabilized voltage, added noise, etc. to match the actual measurement environment. Is it possible to make it take multiple inputs and output a voltage in verilog-a?
  2. M

    When I made a reverse current protection circuit in a buck converter?

    I am aware of a technique to turn off the low-side MOS with zero current sensing to prevent reverse current in a buck converter. Where will the reverse current that would not have flowed without this technique flow when the reverse current protection circuit is added? Will it flow to the output...
  3. M

    In cadence, how to resimulate the transient simulation from the point of completion?

    I ran cadence's transient simulation for 1s and got the waveform. Is it possible to run the simulation for only 1 second, starting from the part of the simulation (1s) and ending at (2s), without simulating the previous part (1s)?
  4. M

    pll initial condition, transient simulation (Vctrl)

    So, is it correct that Vctrl's value at 0s starts at 1.8V? I thought it was normal for the Vctrl graph to look like this.
  5. M

    pll initial condition, transient simulation (Vctrl)

    My PLL gives an initial condition of 0V at the output of the VCO (it's a differential structure) and when I start the transient simulation, Vctrl starts at 1.8V, is this a normal behavior for a PLL?
  6. M

    Is the LC VCO frequency in CADENCE LAYOUT and in the actual chip much different?

    For RING VCOs in the GHZ range, I understand that the frequency is reduced a lot in actual chips due to issues like jitter between delay cells, etc. I'm wondering if the LC vco in ghz is also affected by these issues in the actual chip as it goes through the process. The impact of the PEX does...
  7. M

    Why is the offset of my PLL so large?

    I added a loop filter and locked the Vctrl to the desired frequency, but the waveform shows a large phase difference between the divided waveform and the TCXO's waveform (about 30ns). The target frequency is 2.4ghz and we divided it by 240 to get 10MHz, so the period is 100ns. I thought that...
  8. M

    Why is the offset of my PLL so large?

    Sorry, Phase Offset
  9. M

    Why is the offset of my PLL so large?

    Why is the offset of my PLL so large? The waveform of the TCXO and the divided waveform UP and DN signals UP current and DN current I have attached the waveforms. I have also attached the charge pump, vco type is LC. varacator cap is 200fF to 800fF.

Part and Inventory Search

Back
Top