Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi Klaus,
Changing the 'fs' of 100e3 in the code just changes the scale of the frequency axis. Or did you mean the fft sampling rate? (which I don't know how to configure)
Hello everyone,
I have a circuit that produce an impulse response function of an RC filter, it looks like this:
Theoretically, the impulse response in time domain is equivalent to the transfer function in the frequency domain. I have two vectors 'x' and 'y' imported from the circuit simulator...
The signal varies in the range of 50mv to 1V, to be supplied to a filter of around 1K ohm total impedance (or less).
- - - Updated - - -
I will rephrase my question:
Application: excite a 2-port network with reversible-polarity small signal.
Signal: 50mv~1V p2p @ 1MHz
Would an H-bridge work...
Hello all,
I'm trying to figure out an H-bridge circuit that enables me to drive a low current load. With motors and other high current loads, the FETs have no problem turning on and off since the driving voltage is high enough. What about low current loads? how to alternate polarity for a load...
Hello everyone,
I'm just having the roughest time ever trying to write an atlas code for simulating a SiGe n MOS short channel transistor. I'm really new to atlas Silvaco and I've read a couple of examples, but I don't know how to setup a short channel mesh and how to create a pesudomorphic or...
Hello everyone,
I'm just having the roughest time ever trying to write an atlas code for simulating a SiGe n MOS short channel transistor. I'm really new to atlas Silvaco and I've read a couple of examples, but I don't know how to setup a short channel mesh and how to create a pesudomorphic or...
I use leonardo spectrum for my synthesis & gate netlist analysis, preparing for ASIC implementation. I already used Modelsim to create verilog files and all of them were compiled successfully and have been tested for functionality. However, when it came to leonardo, it refuses "reg" data types...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
