Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: Help fixing problems in the vhdl code
^
So you advice me to do an FSM for the code and from the fsm I write the code , correct?
+ another qs is my array implementation correct?
Hello,
I chose a Sudoku code to implement it under Cyclone II - FPGA
I'm converting this java code to vhdl:
public static void initializeBoard()
{
int counter = 0;
board = new int[9][9];
allowedSets = new int [9][9];
// Since no moves have...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.