Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Deepu_s_s,
In total, the signals in the interface are connected to one or the other module & no signal is kept unconnected. Then how do you say that they left unconnected? We will be using different instances of the same interface and use the signals whichever are required for that particular...
If you are well versed with PCIe, then you yourself will know the differences.
The basic thing is -
PCI is parallel bus protocol where as PCIe is serial. So the test-bench will have to be modified for many feature changes.
And there are lot many....
Hi,
Won't the modified code of master_picengineer below work...??
ENTITY clk_event IS
.......
.......
rise:process
begin
if (clk'event and (clk = '1' or clk = '0')) then
temp <= din;
end if;
end process;
dout <= temp;
END ARCHITECTURE clk_event;
-mkrishnap
starting pcie verification
Hi balasub,
I don't think any one here can help you regarding this. It is purely PCI & PCIE protocol related, and can't be listed here. You need to study the protocol and find the enhancements/differences. If the question is mre directed, I can give it a try.
Let me...
Hi asicengineer1,
The “event” construct is simple in verilog. Only two operators are used, “->” for triggering and “@” for waiting the event to trigger. Both of the operators can be used in any of the initial or always blocks.
See the following counter example, where an always block will...
Hi Satish,
The folowing PPT will be helpful for beginers in SV. Anyways, if you 're proficient in verilog & C, understandnig the SV concepts is not a big deal...But how to utilise them in the real-time projects...is more important...
www.systemverilog.org/pdf/SV_Symposium_2003.pdf
-mkrishnap
Deepak,
The key-words “unique” and “priority” are part of the SV language, used with if-else/case statements. They are not only the directives for synthesis tool, as in Verilog. The “unique” is replacement for “parallel_case” and “priority” is replacement for “full_case” synthesis directives...
circular fifo
Hi,
There are many discussions related to FIFO depth calculation in this site. But I couldn't find any detailed explanation for Circular/Ping-Pong (varieties of FIFO) here.
Any description of these will be very helpful.
Regards,
mkrishnap
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
