Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Can anyone please help me out in my layout design.
I have extracted parasitics for my design and when I compare the results(Gain, NF etc.) of prelayout and postlayout simulations, they are not matching.
I have observed lot of variations in prelayout and postlayout simulation results.
How can...
@erikl
S, there are very small voltage drops on connections.
But the current flow is quite different in pre-layout and post-layout simulations even though I maintained sufficient metal width for connections.
---------- Post added at 15:09 ---------- Previous post was at 15:06 ----------...
Hi all,
I have done pre-layout and post-layout simulations for an analog circuit (using Cadence).
In Pre-layout and Post-layout simulations, voltage levels at all nodes are almost equal but there is difference in currents.
Currents in post-layout simulations are very less compared to the...
Hi,
Iam doing a layout on Low Noise Ampifier in 0.13um technology using Assura Layout XL. I have encountered with DRC errors such as
1. Minimum DIFFUSION Density over 500x500 um^2 is 20%
2. Minimum PO1 density over 1000x1000 um^2 is 15%.
Can anyone please give me a solution to solve these...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
