Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
According to me, simple KVL can give u the answer.
Since each diode has a forward bias drop of 0.7V, the voltage across resistor will simply be Vsource - 4 * 0.7
pspice mosfet parameters
Well, it is not possible to get exactly the same result for current through hand calculations as to the value you get through spice, because spice involves much more complex equations.
I don't know what results are you getting through hand calculations but according to...
I am working on BIST of Digital to Analog Converters and I need to generate a signal on-chip to measure SFDR and SINAD ratio of DAC.
Generally SFDR of DAC is defined with assuming input as digital bit pattern for monotonic sine wave. But I want to know which signal will prove to be worst case...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
