Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
You can use 250M clk in vertix2p.
But it is very hard. Maybe the floorplan should be done manully.
For output 250M clk, you can see the PLL's descirpt in datasheet.
You can refer the FIFO design.
I think it will help you.
Or simply use a RAM to store the data, a counter to count the data number in RAM, you can make it work easily.
system verilog itoa
**broken link removed**
An overview of SystemVerilog 3.1
By Stuart Sutherland
EEdesign
May 21, 2003 (7:09 p.m. EST)
SystemVerilog is an extensive set of enhancements to the IEEE 1364 Verilog-2001 standard. These enhancements provide powerful new capabilities for...
New EDA consortium promotes assertion language
By Richard Goering
EE Times
May 22, 2003 (4:10 p.m. EST)
SANTA CRUZ, Calif. — Seeking to accelerate the adoption of the Property Specification Language (PSL) currently undergoing standardization by Accellera, 13 EDA companies have joined...
verilog is a powerful language which can povide model at gate level.
In Asic design, the verilog is used popular.
In FPGA design, both them are used popula.
system c, system verilog or handel-c
Just as the conclusion in this paper, I think that it will need about 5-10 years that the high-level hdl can replace the vhdl/verilog.
In my option, the Xilinx provide better document and more fast device than Altera. But it is also more expensive that Altera's device.
Both Stratix and V2p can fill the reqirment in application.
The difference in speed only need to be taken care of when your chip usage is very high.
I have to say that there is no a book which include all the issues.
You should read a verilog or vhdl handbook at first.
And run some example on simulation to see how the hdl works.
After that you can selecet some synthesisable IP core form web, implement it using Quartus or ISE.
Xilinx's manul...
aldec's active-hdl is a good tools to learn vhdl.
After you is famlious with vhdl language, you should resort to synplify, modelsim, ise.
Otherwise, the language is not useful.
Because there is big gap between real design and pure hdl .
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
