Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thank you for the answer and the uploaded snapshot however I'm sorry I did not understand what you intend to show me using that?
should I modify my code like this
in the PLL instantiation I will change
.CLK_OUT1 (clkout_buf)
I would add a not gate also
not not1(clkout_buf_n...
Thanks again for the wonderful examples.
In this code snippet you have set RESET and PWDN in the initial block and then in the always block you keep setting it at every positive edge.
I guess you used the always block to make this module synchronous, right? otherwise even the initial block...
Thanks for the explanation. That sure was helpful.
What about "=". That sure should have worked, shouldn't it?
And you said that the "assign" keyword does a continuous assignment, does that mean it does it at every clock cycle or only once at power up?
I'm a noob in verilog.
I have a module that has 2 outputs, RESET and PWDN amongst others.
I want to make RESET output high level(3.3V) and PWDN output low level (0V).
In a microcontroller I would have done something like this
RESET = 1;
PWDN = 0;
Can I do similar in Verilog , something like...
As any one here successfully implemented the protocol?
1. Is it very similar to the I2C protocol?
2. Are pullups required on the SDA pin, the SCCB spec doesn't state anything about pullup's?
3. Do I need to tri-state the SDA pin to read the ACK from slave, SCCB spec calls the ACK as NA or...
In fact the 'sda' pin is acting as a transmit sometimes and a receive sometimes, at the moment I'm trying to implement an I2C master, not quite sure what you mean by "receiver module"?
Many thanks, will try this one out and keep you posted!!
---------- Post added at 19:20 ---------- Previous post was at 19:18 ----------
the write_enable is of datatype reg, right? and I have to manually set or reset this bit when I am doing reads or writes, right?[COLOR="Silver"]
Thanks for the link Alexium and for the expert tips FvM.
From the point of view of the bidirectional pin question, what should I do now? I mean is something like
"inout sda" the way to go?
and then how do I assign sda inside procedural blocks, since the compiler doesn't allow net data types to...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
