Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by keiichi451

  1. K

    Layout: Any risk put two w<<L transistor close?

    MOS W is not required to be greater than L. One example of a large channel length is if you want to create a simple RC delay by using a MOS in triode/linear region. To create a increase the R, you would make the channel length longer.
  2. K

    Opamp offset in BandGap Reference

    For some reason, I can't attach the 2nd file... Is it too large? (It's only 2.6MB) If you have IEEExplore, look up "Circuit Techniques for Reducing the Effects of Op-Amp Imperfections: Autozeroing, Correlated Double Sampling, and Chopper Stabilization" by Christian Enz, it was published I think...
  3. K

    Opamp offset in BandGap Reference

    Here are a couple papers on the topic of offset cancellation. There were many more, but these should give you a good start.
  4. K

    Opamp offset in BandGap Reference

    op amp temperature dependent offset I am working on something similar... These answers are based on my limited knowledge. Please feel free to add/comment on my input. 1. Offsets are worse in CMOS because : (a) MOS Offset is a function of threshold mismatch, which does not occur in BJTs...
  5. K

    Question about auto-zeroing offset in amplifiers

    This question pertains to auto-zeroing offset in continuous time using a feed-forward topology. I've read that for the nulling amplifier to read the main amplifier offset, the total system must be placed in a negative feedback. Why is this the case? How does it work? Any comments/help would be...
  6. K

    bode plot & stability

    how to interprete bode plots Here is the situation... I have 4 pole, 2 zero open-loop system. The phase margin is greater than 0 due to the placement of the zeros. However, there are points where the phase goes beyond -180 degrees due to the higher number of poles. Is this system stable when...
  7. K

    Single-tuned oscillator: what is the max peak value of Vout?

    Single-tuned oscillator Hi, I was hoping someone could help me understand this problem. Q: What is the max peak value of Vout in the following picture? and why? ** I believe it's supposed to be 2Vdd, but I don't know why.

Part and Inventory Search

Top