Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Then how could you simulate the jitter? I mean different input clock and different power supply lead to different PLL jitter result. How could you apply these stimulus to get the jitter result? especially for LONG TERM JITTER.
I used to use 3 differential stages ring osc in PLL designs. But now I am designning a 4 stages one. I know the basic structure. My question is: 4 stages osc may oscillate and it also may be deadlocked. Is there a method by which we can judge that the osc will never be deadlocked?
So, process shrink doesn't mean area shrink for analog designs. Maybe the area will be larger in some cases. Now I am porting a amplifier from 0.18 to 0.09. I found I have to increase the device size to meet the output range requirment.
technologie 0.09 um
I mean, unlike digital circuits, the minimal length is not always used in analog designs. If 1um is used for the device length, what's the difference for 0.18um and 0.09um process?:?:
tekno1,
Do you have any idea about how accurate a CMOS bandgap can really achieve?
I have designed tens of Bandgap circuits for different processes. But the testing result is not cheerful. By trimming, I can control the output voltage in ±20mV. It usually met the customer's requirment. But I...
australia ic design
My friend want to migrate to Australia. He is a analog IC designer. Could anybody give some information of IC industry in Australi:?:a?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
