Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by johnli100

  1. J

    Help! The results comparison b/w ACS and DC Ultra

    Dear all, Recently I am trying to synthesis a large module with both Automated Chip Synthesis (ACS) method and traditional top2down DC Ultra method. Then, I compared the synthesis results for both two methods. I found the ACS gives a very large area report, say 70% more than top2down DC Ultra...
  2. J

    How to calculation the system bandwidth?

    system bandwidth calculation We are designing a SoC for multimedia purpose, and many times i am confused on the system bandwidth. Let's say, one system with one CPU, one DSP, LCD controller, and SDRAM, to implement a MP3, MPEG-4 player. Could someone show me how to do the bandwidth...
  3. J

    how to calculation the total die size on the wafer?

    If one designed chip' size is around 27mm2, how many die can be cut on one 8" wafer? What is the draft cost for each die? thx a lot.
  4. J

    How to get the gate count after synthesis?

    synthesize basic gate How to get the gate count number after synthesis? How to estimate the raft die size?
  5. J

    can TASK be used in synthesisable Verilog RTL code?

    rtl verilog task can task be used in the synthesisable RTL code? If can, would someone please give me an example. thanks!
  6. J

    Help! Free VCI HDL code wanted

    I am doing a project and need the Virtual Component Interface (VCI) HDL code. Can someone provide one? Or tell me where can I find a free code. Thx
  7. J

    How to implement random data generator in Verilog or VHDL

    random data generator vhdl Dear All, Can someone provide a solution to implement a random data genertor in HDL (the seed will be provide by s/w as input)? The code should be synthesisable. Thanks a lot!
  8. J

    Help wanted! What doest the "memory mapping" mean

    Re: Help wanted! What doest the "memory mapping" m NITU, thank u so much! I marked ur reply as helped. Meanwhile, I want to clarify one thing: how could a memory be multiport? If we mapped all the memory blocks into one memory, this should have be a single port or dual port one, right? Could u...
  9. J

    Help wanted! What doest the "memory mapping" mean

    when we do the SoC design, I always hear the word "memroy mapping". now we have a case that all the memories in the SoC are mapped into one memory, and it includes h/w registers, stack, interrupt vectors, and code rom, etc.This memory has the sequential addressing. Right now I have the...
  10. J

    how to get the gate count info from synthesis result

    i just finished the initial synthesis for a CPU subsystem, and i got an area report. from the report, how can get the basic gate-count info? can someone give a detail explaint. Thank alot!
  11. J

    parallel ATA code wanted

    Hi All, I am doing a project and need some free code for PATA. Can somebody help me? The related link or info also is highly appreciated. Thanks
  12. J

    How to calculate the required freq for H.264 decoding?

    Hi Matthew, for this case, how to do the calculation? can you explaint to me? thx
  13. J

    How to calculate the required freq for H.264 decoding?

    I read one paper on the H.264 decoding, and one sentence says: "Using a typical PDA processor, e.g. the Intel PXA270, the required frequency for H.264/AVC decoding for DVB-H is about 420 MHz. (320x240 pixel resolution, 384 kBit/s)" Can someone tell me how to reach this conclusion? why the...
  14. J

    portable media player design help wanted

    I also want to know where to download the MPEG4 standards.

Part and Inventory Search

Back
Top