Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I'm quite intrested fo learn if those stand-alone LDO has its own on-chip capacitor? Since for an LDO chip, it has quite big area( say 3mm by 3mm on a datasheet), wouldn't it be good to use those space to build capacitor on chip? maybe it will save the cap outside.
But this also will...
The TC alone doesn't affect your final TC since it's Vbe +deltaVbe, even though the TC for BJT is big, it doesn't necessarily means the bandgap can't be designed, usually the accuracy is mainly affected by 3-sigma variation of the device rather than the TC of the device.
Phase Locked Loop
Did you apply too fast input to your logic gate? Usually for D-flip flop, you need enough set-up and hold time in order to make it latch the input, I think you could check on this.
super source follower
Hi,
I'm doing a project now using super source follower, besides itself is a negtive feedback system, it is also in a bigger loop( you can find this paper naming"A transient-Enhanced Low-Quiescent Current Low-Dropout Regulator With Buffer Impedance Attenuation"), it...
explain super source follower
Hi,
I'm doing a project now using super source follower, besides itself is a negtive feedback system, it is also in a bigger loop( you can find this paper naming"A transient-Enhanced Low-Quiescent Current Low-Dropout Regulator With Buffer Impedance...
ldo rf soc thesis
Hi,
One question about the capless LDO? Does it mean it can work only without cap? I don't think it will be the case since some pass transistors will always be added to enhance the transient repsonse, say spike or dip, in such case, is it possible to develop a LDO that is...
I always see how much supply you can get at first, then decide what will the vdsat be cause the vdsat could be decided by sizing the transistor. usually it is recomended to be 1/10 of the supply voltage, say, 2V, a vdsat of 200mV will turns out to be just balance for performance, however, this...
The gain of the circuit is decided by two things, one is Vdsat, the other is the channel length of the circuit. The other thing is the slew rate you want, as how much current you need for the circuit speed.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
