Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by ireon

  1. I

    Code coverage: how merge results for different instances?

    Hello, I run code coverage using Questasim with the option "-cover sb" and after merging of all tests I get separate results for instances of one design module. Is there any way to merge coverage results of that instances into one design unit-based result?
  2. I

    Post-Synthesis simulation problem

    This is the command line: vsim -t ps -novopt -sdftyp /tb_top/TOP_ADB=axi_vip_0_mst_stimulus_time_impl.sdf tb_top -do "do wave.do; run -all" TOP_ADB is the top of my design, tb_top is the top of my testbench, that includes TOP_ADB. Using the -sdfnoerror in the vsim command I manage to execute...
  3. I

    Post-Synthesis simulation problem

    The post-synthesis is required for the design validation.
  4. I

    Post-Synthesis simulation problem

    Hello, I simulated correctly my system with a RTL simulation, now I'm trying to simulate the system with a post-syntehsis timing simulation in Vivado 2018.3. I correctly synthetized the system and I launched post-synthesis simulation from Flow-->Run Simulation-->Run Post-Synthesis Timing...
  5. I

    Post-Synthesis simulation Errors

    I resolve this problem, but I now have an other problem. I get the following error: "Failed to find matching specify timing constraint"
  6. I

    Post-Synthesis simulation Errors

    Hello, I simulated correctly my system with a RTL simulation, now I'm trying to simulate the system with a post-syntehsis timing simulation in Vivado 2018.3. I correctly synthetized the system and I launched post-synthesis simulation from Flow-->Run Simulation-->Run Post-Synthesis Timing...
  7. I

    Allowed values for generic parameters

    Hello I wrote a VHDL code where my entity accepts generic parameters. I added some limitations using RANGE function. Now I should add a limitation on data width, but only some value are allowed, in particular the data width parameter can only be 8, 16, 32, 64. Is there a function to do this?
  8. I

    Simulink stop a counter

    I need to stop a counter at a certain value in simulink. I need that counts until 1500 and remains at 1500. I used the counter block, but it resets when reach the value 1500, someone could help me?
  9. I

    Questa Sim 10.0b with DPI error

    Questa Sim 10.0b with DPI Hello, I'm using Questa Sim 10.0b for Test bench with System Verilog and UVM. I did some examples and they works, but I have problems using DPI, in fact after writing my C function and importing it in SystemVerilog code, when I compile get the following error: "# **...
  10. I

    Microblaze application too big for local memory

    I'm using a Nexys 2 board and I created the application "Hello World". It works and the writing "Hello World" appears on Realterm. After I created a new application and I wrote it on SDK, the .elf file has been successfully created, but my program size is 538 KB and it can't be execute on...
  11. I

    C++ Function and matrix

    I should write a function that returns a two-dimensional array. I used a dinamic allocation of memory: #include <iostream> #include "imagine.h" #include "function1" #include "functrion2" using namespace std; int main() { int s = 3; int m=(sizeof(*A)/4); int n=(sizeof(A)/4)/m...
  12. I

    MicroBlaze first programm

    So I could write the program to read leds state using XIOModule functions and xil_printf?
  13. I

    MicroBlaze first programm

    So I should add external GPIO when I create MicroBlaze IP Core?
  14. I

    MicroBlaze first programm

    MicroBlaze first program I created my first program "Hello World" using MicroBlaze. I created hardware interface with MicroBlaze, UART, GPI and GPO. After hardware creation I programmed my FPGA Spartan 3E and on the terminal sreen is appeared the string "Hello World". Later I modified program...
  15. I

    RS-232 syncronization

    I designed an UART interface based on the protocol RS-232 using the VHDL code. The interface receives data and trasmits them. It works correctly, but I have a problem about the syncronization of the trasmission speed. The interface works with 4 different levels of baud rate: 9600, 19200, 38400...

Part and Inventory Search

Back
Top