Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Whenever the timing window (either setup or hold) is violated then the flip flop goes into the metastable state. It takes a finite amount of time for it to come out of that metastable state known as the settling time. What does this settling time of a flop in metastable state depend on. Sorry, I...
Do higher layers like M8 have lesser delay than M1 for the same length? The resistance of higher layers decreases but the capacitance increases(or not?), so there must be no net change in delay?
If the capture flop clock path is skewed so that it arrives late in order to meet setup , then are there any disadvantages of this? Will it or will it not make the next path hold critical (since launch flop for next path is delayed since launch flop for next path=Capture flop for current path).
Mealy machine output depends on the present input and state while Moore only depends only on the present state. What does this mean? Shouldn't moore also depend on the present input or else how can it know if the sequence has been detected?
If they are sized for equal fall and rise times then why are clock buffers made seperately (Sized for equal rise and fall times). If they aren't sized for equal fall and rise times then why do we need asymmetrical fall and rise times for a normal inverter or buffer.
The spef file has two different fields for capacitance
First we have the total capacitance right beside the net name
Then , we have the separate capacitance on each port (Detailed cap field).
Any reason why we need the separate cap field when we have the total cap? Does the separate cap field...
Does the source latency (Not the network) have to be reduced in all designs or are there any cases where higher source latency actually happens to be good for the design.
Forward biasing the body lowers the threshold voltage and RBB(apply a negative voltage on substrate) makes the threshold voltage higher. However from this formula:
Vt=Vt0+γ(√(Vsb+2ΦF)-√(2ΦF))
The opposite happens to be true for nmos (Since Vsb is Vs-Vb). Making Vsb negative (by increasing...
Less skew would mean more flops would be on at the same time and this will lead to power supply issues. So, why is it said that the skew has to be reduced. Didn't get a clear picture yet.
Forward biasing the body lowers the threshold voltage and RBB makes the threshold voltage higher. However from this formula:
Vt=Vt0+γ(√(Vsb+2ΦF)-√(2ΦF))
The opposite happens to be true for nmos. Making Vsb negative for an nmos make Vt less than what it was initially. Any reason why
Why does skew have to be reduced when skew is actually helpful to fix setup (positive skew) and hold (negative skew). Why then, when we are talking about skew, it is said that it should be reduced.
After tracing the timing and net arcs from the .db and .spef file how does primetime say if that path is violating a setup or hold time violation. For example if the data required time at the second FF is 600ns and the actual data arrival time is 650ns then we can say it is a setup violation...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
