Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Humungus

  1. H

    AMS2006 not running in Mandriva 2010

    Hi, I have just installed AMS2006 in Mandriva 2010 into a VirtualBox. When executing ELDO, the following message is displayed Unrecoverable error: AMS software installation in not compatible with this platform configuration. This platform configuration is...
  2. H

    barrel effect in metal-metal capacitors

    capacitors Hi, Does anybody know what the barrel effect is in large metal-metal capacitors? I have in hand a layout checklist and this is mentioned as being some kind of issue. Do you have any information or description of it? Thanks.
  3. H

    How to cope with common mode exceeding supply rails in RS485

    Hi, We need to design a RS485 line driver with a process allowing a Vdd max of 5.5V. The RS485 standard sets possible common modes from -7V to +12V, that is 7V away of each supply rail 0V and 5V. Does anybody know how to cope with this common mode exceeding the SOA of the process? Other line...
  4. H

    RS485 transceiver architecture in CMOS

    Hi I'm looking for any article on how to implement an RS485 transceiver (only line driver and receiver) on a CMOS process. Any article or reference is very welcome. Cheers
  5. H

    Analog guy trying to understand digital world:-)

    Hi guys, I'm an pure analog guy which in a project I need to implement a digital block in an ASIC. The customer has an FPGA-validated VHDL code and I must evaluate the number of gates, power consumption and timing constraints. Can anybody guide me on how to proceed, what tools to use and how...
  6. H

    Looking for old BYQ 0.8µm BiCMOS AMS process manual

    Hi, I'm looking for the process spec manual of BYQ 0.8µm BiCMOS from Austria Mikro System. This process is no longer available, but we have received a, IC made with this process and we would like to perform some simulations. The manual is anough, no models needed though they are also...
  7. H

    Reachable jitter with crystal oscillator at7MHz in 1um CMOS

    Hi, We are evaluating the feasibility of a crystal oscillator at 7MHz in a 1um CMOS technology. The specs are 90ps of peak, cycle-cycle jitter. Is this spec reachable? What would be a typical value for the given frequency and process? Thanks
  8. H

    salaries for embedded engineer

    avarage salaries in europe Does anybody know what are the salaries of a analog designers (any level from entry to senior) in Valencia Spain? There there is AMS, Analog Devices and a company called DS2.
  9. H

    ESD consultant/specialist wanted

    Hi, We are urgently looking for an ESD specialist to develop an ESD input protection for a power NMOS in one of the XFAB technologies. Please send references and contact coordinates by replying to this post. Cheers
  10. H

    I can´t get this right

    No other tourn around: the Gm of the OTA is (gm/Id)1*I1/2 (gm/Id)1 could be at max 22, assuming you chose something like (gm/Id)1=10, then you need I1 at least 200uA. No other possible solution. Please, go to the books.
  11. H

    Looking for free-lance DC-DC expert to work in Belgium

    I'm not at AMIS. Are you interested in the design of DC-DC converters? Have you experience on that? Added after 7 minutes: Does anyone know a design house with expertise in the design of DC-DC buck converters? We would like to contract its services.
  12. H

    Looking for free-lance DC-DC expert to work in Belgium

    Hi there, We are looking for a DC-DC converter expert on CMOS processes able to work at our premises in Belgium during the project duration. The tasks will be determination of architecture choices mostly at system level and support to the design team. The product to develop is a down-converter...
  13. H

    How to simulate the offset voltage of the comparator??

    kumar123, The procedure I describe is for clocked (latched) comparator. In case of continuous time comparator, you need only perform a sweep of your input keeping the other one to a reference and then find the level at which your output toggle through a .DC analysis (this avoids errors due to...
  14. H

    How to get a precise vdd/2 voltage?

    Diode connected transistors give in general worse matching than resistors, as it is the delta(Vgs) which determines the accuracy of the output voltage. If a small current is allowed, placing two diode-connected PMOS in series needs very big transistors lengths. I think that reisistors give...
  15. H

    question about gm/ID=2/(Vgs-Vt)?

    EKV and ACM models provide accurate extrapolation functions of gm/Id; This allows developing quite accurate automated synthesis routines to be developed using Matlab-like tools. Search for "Fernando Silveira" papers on the net.

Part and Inventory Search

Back
Top