Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by hanjiemy

  1. H

    Which RF simulator is Better ! ! !

    if RF cirsuit sim, the RFDE and SpectreRF are ok. if inductor design, the ansoft q3d/hfss and momentum are ok. if system design, ads is ok.
  2. H

    A question about PLL transient postsim simulation

    one more, u set initial value of the vtune, and set the delay time to make the first pulse reach the PFD simultaneity.
  3. H

    Let's talk about PLL's parameter set.

    yes, Sone_2907 is right. But the kv usually is variable base on your structure, typical 1:3, so you can consider set Icp vs. kv in order to keep the BW constant.
  4. H

    LDO with smaller output noise and bigger PSRR

    if you want to using this LDO for RF VCO/PLL, I suggest that u must care the 1~100kHz output noise which will affect the close-in noise about pll/vco. It's really really true, but I don't think the MAXIM's 60uV is enough.
  5. H

    how to calculate PLL spur both integer and fractional ?

    first, u must calc the spurious frequency for integer and frac. then u must calc the spuriou gain, every spurs from diff block have diff transfer factor. Finally, simulate it... In fact, we don't calc it usually. we just have good design in charge pump design, such as mismatch, leakage...
  6. H

    [Discuss] What's the most difficult topic in analog/mixed IC

    Digital RF Rx software radio aha...
  7. H

    Can you implement a line locked PLL with jitter ?

    PLL Jitter sorry, how to cal? thks!
  8. H

    Differences between PLL and DPLL and DLL

    Can't be compared together, because of diff. applications.
  9. H

    several questions about pll's stability and verification?

    what is your comparison frequency fo PFD?2nd loop filter is enough. Set the BW is 1/15 ~ 1/10 of Comp. freq. and phase margin is about 45 ~55 degree. the Deans book is good reference 4 u.
  10. H

    optimizing the dead zone in the PFD/CP

    1. need enough delay time for reset signal of PFD. 2. minimize the delay time of UP/DN. 3. minimize the setup time of source/sink current. 4. minimize the mismatch/leakage of source/sink. 5. delay time must be minimzed and large pulse width will increase spur.
  11. H

    What is the best tools to simulate PLL?

    1. ADS 2. Matlab 3. SpectreRF For high frequency applications
  12. H

    PLL control voltage changes

    your BW maybe 1/15 ~1/10 of you comparison frequency. u can try it.
  13. H

    PLL : Issue in Phase Locking

    yes, 1. check deadzone. 2. check mismatch and leakage of source/sink. 3. are u sure it's locked? loop isn't unstable? 4. I think PLL need this small phase different keep it in "locking".
  14. H

    a question about PLL noise in high speed digital circuit.

    1. Sperate power supply of VCO, CP, Divider. 2.Maybe add a Regulator to VCO's power. (Decrease pushing) 3. Add a lot of decoupling cap between vcc and gnd. 4. Add guard ring for each cell in layout. hope it's useful!

Part and Inventory Search

Back
Top