Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by googler123

  1. G

    Detailed steps of Timing Optimization for STA Engineer

    Re: [STA] Timing Optimization Thanks,,www.semicic.com
  2. G

    internal_power in .lib file.

    Good Day , Could you upload them? BR Thanks.
  3. G

    internal_power in .lib file.

    Hi All, I use the NCX to generate a .lib file for some standard cells. But I am not sure How to make sure the .lib file is correct? And also ,I confused on internal_power sections.Some of them are "-" nd some of them are "+". How can give me explanation? Here is some of them: cell...
  4. G

    How to fix the "setup and hold time " in DC flows.

    Thanks, But Could you give me more information? How to fix the setup time violations in DC Synthesis ?Maybe ,wish you share a handbook or a example . I am a fledgling... BR Thanks. ---------- Post added at 20:37 ---------- Previous post was at 20:35 ---------- Thanks, But Could you give...
  5. G

    How to fix the "setup and hold time " in DC flows.

    Hi All, How to fix the "setup and hold time violations" in DC flows. And How to optimize the designs using the DC ? BR Thanks,
  6. G

    lib2db---Warning. Please take a look at it.

    I am using the Design Compile to convert XXX.lib 2 XXX.db. But there are many warnings ,,here is it.. Warning: Line 211468, Cell 'XOR3X4', pin 'Y', The 'values' attribute has a '-0.089602' value, which is less than '0.000000' the minimum recommended value of this attribute. (LBDB-272)...
  7. G

    How to calculate the Stdcell's driven capability??

    Hi ALL, How to calculate the Stdcell's driven capability and the Fanout numbers?? Please give an example. Thanks.
  8. G

    How to do a good floor plan and power stripes with blocks??

    Hi yadavvlsi, But I still wish u can give some more info about the step of adding stripes with breaking the stripes. Thanks. ---------- Post added at 13:32 ---------- Previous post was at 13:30 ---------- Hi yadavvlsi, But I still wish u can give some more info about the step of adding...
  9. G

    How to do a good floor plan and power stripes with blocks??

    Hi , Yeah....that's real a wide rang questions ,so sorry. whatever,thanks for your review. But,I still meet some trouble with the "add the strips". here are pics, 1.the encounter_labs: 2.test for adding strips. Q1:How to break all the stripes?? Some of them through the...
  10. G

    How to do a good floor plan and power stripes with blocks??

    Hi All, I refer the cadence workshops and the document said the stripes would be added by 'The Synthesize Power Plan' ( Power -> Power Planning -> Synthesize Power Plan ) . So why not use the power---->>Power Planning-->>add stripes??? ,,,,,,,,,,Confused , If I directly used the...
  11. G

    Standcell development.

    Dear Oveis I only have layouts,, missing schematics.and I would like to draw the schematics andha run LVS. For LEF files, maybe I will generate by myself.but I donot know how to genrate the .lib and spice netlists. Liberty file (.lib) use NCX? Could you give some suggestions? Thanks and...
  12. G

    Standcell development.

    thanks, I have a standcells and I want to know the following things. 1.for example:NAND I noticed they have several sizes type.such as N=1u/0.18,P=2u/0.18 or N=2u/0.18,P=4u/0.18. How to define the sizes?? Just think about the min Length? 2.All the cells are the same H and...

Part and Inventory Search

Back
Top