Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by GoodMan

  1. GoodMan

    good timing material........

    a good doc
  2. GoodMan

    What's the purpose of DFT (design for test)?

    DFT :design for test this is a good doc ~
  3. GoodMan

    How to synchronise an asynchronous input so that I can avoid metastability?

    Re: Metastability Thanks Banjo for your help !
  4. GoodMan

    setup and hold in multiple clocks

    Hi, have any more data about it ? :D
  5. GoodMan

    Available: Detailed RISC CPU IP Core Design Documentation

    Re: Available: Detailed RISC CPU IP Core Design Documentatio Hi, Does this IP is free?
  6. GoodMan

    How to synchronise an asynchronous input so that I can avoid metastability?

    Re: Metastability where can find any doc for it ? :D
  7. GoodMan

    Which platform is best for EDA Tool?

    hi all, Who can tell me about... Intel Core 2 Due + which linux version or AMD 64 AM2 + which linux version which is best for synopsys EDA Tool ? have a nice day !!
  8. GoodMan

    About Digital Audio Processing -- Bass , Jazz ..

    Hi all, Who can help ? or some papers for digital audio processing !!! have a nice day !
  9. GoodMan

    AMBA bus model - looking for it

    Re: AMBA bus model needed who can help ? plz share it ! B.R.
  10. GoodMan

    Timing ECO in netlist timing closure.

    parse timing report Hi . where can find the PDF format of user manua for this tool? Plz help ! have a nice day !l
  11. GoodMan

    How to use the variable in VHDL ?

    Hi all, As title!! Plz share your experience ! have a nice day!
  12. GoodMan

    Set-up & Hold time Violation

    Hi , It need the Key Code ! limited function?
  13. GoodMan

    Need documents about Clock Tree Synthesis

    Re: Clock Tree Synthesis Hi all, About Chapter 3 : Reducing the Timing Overhead D.G.Chinnery,K.Keutzer Department of Electrical Engineering and Computer Sciences, University of California at Berkeley. who can help me to get others chapter? B.R.
  14. GoodMan

    How to generate the .bin file using IAR ARM 4.3a tool?

    iar bin file Hi all, Who can tell me step by step? 3Q
  15. GoodMan

    What's the Raster Operation Command for the 2D Graphics

    Hi all, Who can help me? or any paper ? have a nice day!
See more

Part and Inventory Search

Back
Top