Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thanks for ur replies ....
We have scan clocks defined in sdc at the o/p of the Mux and while doing CTS do we need to specify any special constraints for these scan clocks ?
Thanks
HI rca,
Thanks for the reply.
The design is operating at a different frequency for scan mode e.g 10Mhz
and it is operating at some (lets say)100Mhz for functional mode.
So in this case how tool choses between these paths and which path to optimize first ( taken if we have merged both...
HI
Do we need seperate sdc's for doing multimode multi corner sdc or we can merge sdc and run the P & R.
Suppose we have funcitonal and Scan mode.
And these modes are both operating at different frequencies.
SO during optimization how tool decides which mode to take first if we merge both...
Re: Set up and Hold Time
I hope this can help you understand this clearly
Set up time is the amount of time before the clock edge that the input signal needs to be stable to guarantee it is accepted properly on the clock edge.
Hold time is the amount of time after the clock edge that same...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
