Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

The OverCon in Encounter,urgent!!!

Status
Not open for further replies.

david_zheng

Junior Member level 3
Joined
Aug 19, 2006
Messages
28
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,464
Dear all,

Please check my design congestion analysis as below,the overcon of ME2 looks very serious,and after global/detail route,the number of DRC vios greater than 5K,
the quality of routing is very bad.my question is


1>why there are so many OverCong in ME2 ? while OverCon of some other metal are very low,how to control OverCong for a certain metal layer in design?
2>Any other reason will impact the OverCong,floorplan? or others? how can solve it respectively?

Thanks and regards,
david
 

do you have 5 or 7 metal avaliable?
Metal2 is used to power the std cell?

what's your std cell density?
 

rca said:
do you have 5 or 7 metal avaliable?
Metal2 is used to power the std cell?

what's your std cell density?

My process is 1p7m,but I used ME6/7 only for power ring/strip,and my placement density is 0.526,please advice,thanks.
 

you don't believe the tool will use the top layer metal to fix antenna? or do you prefer to insert diode.

do you used the correct techno file provide by the std cell vendor? some time the std cell vendor modify a bit the track alignment to fit with their std cell factor, and optimize the track routing avaliable.
 

rca said:
you don't believe the tool will use the top layer metal to fix antenna? or do you prefer to insert diode.

do you used the correct techno file provide by the std cell vendor? some time the std cell vendor modify a bit the track alignment to fit with their std cell factor, and optimize the track routing avaliable.

I have enabled M6/M7 for routing,but can't improve total overcong and would you please show me an example about what factor of std cell and tech file will effect PNR,thanks a lot.
 

have you checks if the std cell vendor provides also a lef techno file ?
 

Hi,

I think it's quite hard to fix congestion only on certain metal layers just based on statistics. It's more intuitive to fix according to area e.g. placement density control, create routing channels.

My guess is that congestion on Metal 2 is due to vertical connection to standard cell pins.
Try buffering standard cells so they have some space between them horizontally (say 10% size of smallest inverter).

It's like creating halo on the left & right of a macro but instead, you do it on standard cells (check with tool vendor how to do this). I'm assuming that your power/ground rails on Metal 1 for standard cells are going horizontally.

Best regards.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top