Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Fei

  1. F

    Is there a way to print model parameter using Hspice-D V2012.03 after simulation?

    state .OP in simulation setup file, then check the .lis file?
  2. F

    strange simulation curves

    Have you tried to turn on the "skipdc" option?
  3. F

    How to caliculate Leakage Power in Cadence

    I'm not sure I understand your question.:| If you are talking about the power consumption, then just check the current (flow out from the power supply). You have a voltage source connecting between your power and your ground (or gnd), right?
  4. F

    Programmable Frequency Divider

    programmable post divider Yes, it is possible that the max freqeuncy is lower down caused by the feedback/combination logic.
  5. F

    Spice Simulation AC simulation then to calculate a parameter

    spice simulation You may use waveform viewer to perform the calculation.
  6. F

    pls help to analyze this circuit

    You are saying the ideal case, right? I have done a dc simulation on this circuit. When the input voltage is lower than the Vthn the output voltage drops linearly from Vdd. May I regard this circuit as a gain-controlled amplifier?
  7. F

    pls help to analyze this circuit

    Hi, friends Do you know the name of this circuit? How to analyze it? Thank you.
  8. F

    Need help: nmos operating question

    Thanks you for replying. I can understand the effect caused by Cgd. But I can't understand the effect of the charge in channel. My understanding is that when Vg is lower, the charge in channel will go back to the depletion region. Can you explain more? thanks.
  9. F

    Need help: nmos operating question

    Hi, I am confused with the nmos operating method. The circuit is just a "R + nmos". S and B of nmos are tied to ground, Drain is connected to the Resistor, the other terminal of R is floating. Vg change from H to L at 5ns. Netlist is like this: r1 d1 d 100 $[RP] m1 d g s s nmos L=0.35u W=40u...
  10. F

    how to pause a hspice simulation?

    Hspice doesn't support this feature. Btw, is there any setting that hspice can abort automatically in case the result file is too large, ie 2G?
  11. F

    How to design a bandgap voltage reference? (basic)

    How to design a bandgap voltage reference? The architecture is the figure 11.20 in Razavi’s book My target: Trying to find the value of W/L of transistors, Resistance to make this circuit generate a zero TC bandgap reference at 27 degree. Problem: I can’t get the right result. Global...
  12. F

    pmos and nmos cascade with the same G, not inverter

    nmos cascade Hello I see this in a IO circuit. a pfet and a nfet share a S/D diffusion and gate signal. and this diffusion is not connected out. the other two sides are connected to internal signals, but not power/ground. They are not inverter, and can not be other gate. Do you know what's the...
  13. F

    "Memory exceed" err. occured when simu a netlist b

    The netlist is from a 2Mb (6T)sram chip. using hspice, model is BSIM4 ran a simple tran .sp file The simulation will abort within a few minutes. the error message is: **error** the memory request exceeds the current available space. # memory which has been allocated = 194122 kbytes...

Part and Inventory Search

Back
Top