Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Sorry, maybe i should modify my title to "how to shift the tuning characteristic of my VCO"
The DC bias at the anode of the varactor is about 1.7V, so while i apply control voltage at cathode, it has to be ranging from 1V~3V to get the linear characteristic, if I can lower the DC voltage at the...
Dear all:
The tuning voltage of my VCO circuit is from 1V~3V, however, due to the supply voltage limit, tuning voltage ranging from about 0~1.8V is required, how can i do?
Appreciate to ur help!
Dear all:
My VCO has amplitude of at least 1Vp-p without output buffer.....but after i connect the VCO to output buffer which is composed of source follower, the amplitude degraded to about 0.7Vp-p at some freq band....unfortunately, the amplitude of at least 0.8Vp-p is required.....how can i...
Caculator of SpectreRF~
Dear all:
I wanna know how to get the plot of L vs. freq of an inductor?
I have ran SP simulation by SpectreRF thus i have the ZP vs. freq, as everybody knows, L=imag(ZP)/(2*pi*freq), that means i have to divide imag(ZP) by its correlate freq. But unlike ADS, it seems...
Dear all:
I am designing a VCO circuit using cross-coupled structure and a PN performance of -80dBc/Hz@10K offset is required. I encountered some problems that violate the theory i've studied from many papers.
As i know from my study, using complementary topology can get better PN performance...
Re: Some VCO issues
Thanks for ur help~
Take inductor for example, I usually use the EDA tool to get the S-parameter of the inductor, thus i can get the Y-parameter or Z-parameter, then I calculate the equivalent parallel conductance from the real part of Y-para and equivalent series...
Some VCO issues
Deal all:
I am a rookie of IC design engineer~I got some problems recently...
1.While design VCO, how to estimate the VCO amplitude? I know it is equal to the bias current multiply by the equivalent tank resistance with a efficiency factor~but here the problem in real design is...
Re: Output buffer of VCO
Source follower is the most frequently used topology, i've seen some modified edtion of source follower such as bias-T structure. The following is the reference:
N. H. W. Fong, J. O. Plouchart, N. Zamdmer, D. Liu, L. F. Wagner, C. Plett, and N. G. Tarr, "A 1-V...
i have studied some IEEE papers that says "the output buffer is capable of driving 50Ω load", does that means the output impedance of the buffer must be matched to 50Ω? or some other meaning?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
