Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Engineer4ever

  1. E

    [SOLVED] Phase Jitter Manual Calculation

    Dear colleagues, Can anyone explain how this calculation is made? This is an example of integrating phase noise to get rms jitter. I calculated the rectangular area (0.063p) but I have a problem with calculating the other trapezoid sections. I divided each of them to a rectangle and a triangle...
  2. E

    [SOLVED] phase Noise/Jitter for VCO and ILO

    Dear colleagues, Your support is kindly needed as I have designed an Injection-locked ring oscillator and I needed to measure the jitter value. I made pnoise simulation and got the phase noise value before and after injection from the output graphs. However, jitter simulation seems a bit tricky...
  3. E

    PNoise Analysis of ILO

    By o/p I mean output. Apologies if it isn't clear, I always write it like that.
  4. E

    PNoise Analysis of ILO

    Thanks for your reply. By "o/p" I mean the o/p of the ILO. I inject the VCO with a 5-GHz and since it's a 5-stage super-harmonic ILO, its o/p is 1GHz.
  5. E

    PNoise Analysis of ILO

    Thank you so much :) I have one more question just to make sure I do it right: I inject my circuit with a 5-GHz signal and the o/p is 1GHz. Does it mean Sweeptype is "relative" in this case or still "absolute" as the circuit is actually driven?
  6. E

    PNoise Analysis of ILO

    Hello, I am running PNoise analysis for my Injection-locked oscillator before and after injection. Before injection, it's just a VCO, and in SweepType field, I choose "relative". However, when I inject a signal, "relative" option gets me the same PNoise of the VCO, which is not reasonable. My...
  7. E

    [SOLVED] VCO Phase Noise Measurement

    Hello, Your support is kindly needed as I have performed a pnoise simulation for my ILO at free-running frequency (1.52GHz). The graph below is the pnoise output graph but I actually don't know how to 'read' it. My questions are: how can I determine the offset frequency that I should measure...
  8. E

    [SOLVED] Max. Frequency in Cadence 130nm

    I am designing a ring VCO and I needed to calculate the max. oscillation frequency on the kit, that's why I used a simple VCO design to calculate its oscillation frequency and check whether the output of my actual VCO is within the kit's limit. In this case, DO I still need to calculate the...
  9. E

    [SOLVED] Max. Frequency in Cadence 130nm

    Hello, I needed to find the max. frequency that Cadence 130nm kit can support, so I designed a simple VCO using three minimum-sized CMOS inverters and I calculated the frequency of its output. Is this method correct? Thanks,
  10. E

    [SOLVED] Figure of Merit for Ring VCO

    Hello, I calculated FOM of my ring VCO using the following formula: The unit of FOM using this formula is dBF, but in the papers, the unit of FOM is pJ/bit. I searched for a formula to convert the first unit to the second one but I found nothing. Is there a formula for such a conversion...
  11. E

    [SOLVED] VCO different o/p frequencies

    Hi, I designed a 5-stage VCO using maneatis delay cell to produce ten spaced clocks at 1.6GHz. The problem is, the output clocks don't have the same frequency, there is a difference that ranges between 60~90 MHz between each two clocks. How is that possible? The five cells are replica of each...
  12. E

    Maneatis Cell- based VCO

    Hi, I am designing an 5-stage oscillator using Maneatis cells. Now, I do have a hard time knowing what things to do first. I designed the Maneatis delay cell but in order to keep the PMOS loads in triode region, I had to fix the value of (bp), which is actually (Vctrl) of the VCO, so that the...
  13. E

    [SOLVED] Control voltage range of VCO

    I am sorry but I don't know if I understand this part correctly. Do you mean sizing the PMOS transistors up to 10x their standard size (depending on the technology I am working on)?
  14. E

    [SOLVED] Control voltage range of VCO

    Thanks for your reply. So, is there no way to calculate an approximate value by hand analysis before simulation? I mean, how can I size the transistors properly if I don't have approximate values of Vctrl?
  15. E

    [SOLVED] Control voltage range of VCO

    Hi, I am designing an Injection-Locked Oscillator using a circuit that resembles that one, and I need to know how to determine the limits of Vctrl. I applied the condition: Vds<<2(Vgs-Vth) on the PMOS transistors (deep triode region) to get the upper value of Vctrl, but I don't know how to get...

Part and Inventory Search

Back
Top