Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by edwinc

  1. E

    current mirror lenght

    You could see mismatch in a MonteCarlo analysis, when you have different lengths of transistors on a current mirror.
  2. E

    Impedance matching for active filter

    In order to get S11 a circuit must have impedance matching, however, matching network could be off chip and it is supposed to be in the physical implementation but no necessarily on chip.
  3. E

    How to create a project in cadence to let people to work with asynchronously

    You need to create a group with read/write permissions for all group members in the operating system. Then they could access project files, but when someone open a schematic, layout, etc.; the others users only have read permission.
  4. E

    semiconductor question.

    What is the question?
  5. E

    LNA's power consumption optimization

    In order to optimize a LNA you must define a FOM expression based on LNA's characteristics, such gain, noise, power consumption and other. Using a FOM in an optimization algorithm allows it to improve performance. On the other hand, such algorithm could be implemented by using genetic algorithms.
  6. E

    laptop suggestion....

    There are a lot of features and prices, but you must respond the question, how much money do you have?. For lighter weight consider a netbook. Less expensive than a laptop, smaller screen may be unacceptable, however, netbooks lack a DVD/CD drive. On the other hand, I have an HP and ACER...
  7. E

    Which Semiconductor Technologies will dominate Low Power MMICs and High Power MMICs?

    Nanometer silicon CMOS has many advantages for low power consumption, and when it is combined with gm/Id methodology a very low power designs can be obtained, then it is a good choice for low power. On the other hand, I don't have much experience with high power.
  8. E

    130nm to 65nm design question

    Change technology allows to improve circuit performance, but when technology parameters are changed a circuit should be recalculated. In my experience I have to adjust sizing for some circuit designs when I change technology. In the other hand, if operating point is different at the new circuit...
  9. E

    Square wave generator - help needed

    When you have an amplifier with gain < 1, then output is decreased respect to input and you don't require an attenuator (see https://www.edaboard.com/threads/17051/). On the other hand, compromise between bandwidth and gain allows to increase bandwidth when gain is reduced. Of course, you have...
  10. E

    Designing own circuit

    For circuit design you must do some type of analyzes: 1) Temperature: you verify temperature effect on designed circuit. 2) MonteCarlo: it allows to check how element variation can degrade circuit performance. 3) You must consider worst values for elements, because they can limit circuit...
  11. E

    How to insert delay in digital signal?

    You can achieve a delay by using a buffer, where delay is controlled by a grounded capacitor implemented between stages. On the other hand, you can use more capacitance in order to increase delay. It could be on or off chip, but remember than you have more control if it is integrated.
  12. E

    Square wave generator - help needed

    An amplifier could be an attenuator when it has a voltage gain less than 1. On the other hand, using an opamp allows to improve drive capability because its output impedance.
  13. E

    how to decrease glich in hspice

    You must increase step time on transient analysis.
  14. E

    How to design a LNA?

    It is important to choose the LNA topology first, because forward-gain or noise performance could be a limitation. After selecting the correct topology you must design matching networks (output matching network if it is a stand-alone LNA). In order to get a gain of 30dB a second stage could be...
  15. E

    No coupling capacitor???

    S parameters must be calculated considering coupling capacitors, where they could be on or off chip, because S parameters performance is changed by adding an element, mainly S11 and S22 respectively. On the other hand, is your intention is to get amplifier performance, you can assume ideal...

Part and Inventory Search

Back
Top