Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Suppose I have a number processors connected to a shared bus interconnect, as well as a number of slave devices. In a real design, how is something like that clocked/timed/constrained. I can't imagine that they all use the same clock domain. Can anyone provide some insight, what would an actual...
It's a very simple on-chip bus protocol with a well defined naming convention.
IIRC, you assert STB and CYC to initiate a bus request and wait for ACK to appear at least 1 cycle later.
Ed
Re: phd suggestion
you don't seem to be a very natural researcher then!! come on!!.. go and work for a few years, take on some projects, and eventually you'll be more motivated and have an idea about what to do. how about spending some time reading the latest journals, but dig into the ideas...
notepad++ system verilog
I've switched from UltraEdit to notepad++ lately.
I used to use emacs, but I eventually found that the VHDL/Verilog modes got in the way, and I also found it became a hassle to configure how tabs were handled. I'd rather do all the indentation myself (ie: relpace tab...
Re: chinese language is difficult to learn ,but chinese peop
I wouldn't mind learning chinese, but consider that I have absolutely no language skills - although, I already speak English and French fluently.
If I were to take a single semester long course in Mandarin, how well would I be able...
I understand it is possible for Design Compiler to target FPGA devices, just as it would a standard cell library.
Could someone please elaborate on the differences between this and Synopsys' DC FPGA compiler, which I assume produces more optimal results for FPGAs?
I am wondering if I wanted to...
Re: SystemVerilog synthesizable subset - current vendor supp
The synthesizable subset of SystemVerilog is NOT an IEEE standard.
I looked through solvnet yesterday regarding DC FPGA, and have another question. Does it's support for SystemVerilog relie on (V)HDL Compiler and not DC FPGA...
inferring rams
That's clearly what they want us to do, but it's a pain in the @ss when you want to generate a parameterizable design. Design portability is also an important issue.
inferring true dual port ram
Hi,
It seems that (some?) synthesis tools do not allow us to infer TRUE Dual-Port RAM, eg: two independent read and write ports. Is there a particular reason for this? Do you know of any synthesis tools that actively supports this? I don't believe that either...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
