Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How do timing constraints work for a bus interconect?

Status
Not open for further replies.

ed271828

Junior Member level 1
Joined
Jun 27, 2006
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,385
Suppose I have a number processors connected to a shared bus interconnect, as well as a number of slave devices. In a real design, how is something like that clocked/timed/constrained. I can't imagine that they all use the same clock domain. Can anyone provide some insight, what would an actual synthesis script look like?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top