Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by ecijun

  1. E

    How to get Pad center point

    I'd like to get PAD center point in layout automatically for package, pls give me some advice, skill or some tool? thanks .
  2. E

    can Verilog and matlab cosim be used in NC-verilog

    including verilog in matlab Can I use Verilog and matlab cosim in NC-verilog
  3. E

    DFT for core with BIST memory

    bist memory 1 No 2 Yes, some eda tool can insert the MUX.
  4. E

    Comparison of Setup and Hold timings with removal and recovery timings

    Latch Timings In Latches we will check the setup and hold time.You can check the sta user guide.
  5. E

    TAP controller design specification

    DFT Thank you, It is a very good document.
  6. E

    Does the EDA vendor's tool support the Latch-based design?

    Latch-based Design Which P&R tool supports latch based design?
  7. E

    Does the EDA vendor's tool support the Latch-based design?

    Does the EDA vendor's tool support the Latch-based Design including syn, dft, P&R, sta?
  8. E

    open source Processor verilog code

    power-down mode leon 2 Did anybody download the code?
  9. E

    How does the buffer reduce delay ?

    Buffer You can read Rabaey's book

Part and Inventory Search

Back
Top