Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi ,
I coud'nt find any onsite opportunities for VLSI professionals.Please guide me where/what can i search for?
Any links/job sites dealing with onsite opportunities.
Is it really possible to get some onsite opening...
Will they prefer people from home country first? Any help will be appreciated.
Hi Please let me know how hexadecimal debugging can be made easy in a simulator.Please let me know some tips /tricks or links which explain shortcuts on hexadecimal arithmetic
Will the interconnect know the addrress map and it check combinationally by comparison?
Please help me to find an equation/code to check how can 4k crossing be prevented.?
Please provide some example.
Please help me understand the concept of aligned address and how to calculate it?
I saw the below equation from AXI spec
Aligned_Address = (INT(Start_Address / Number_Bytes) ) x Number_Bytes.
ya.Whatever computed above is unitless,this has to be mutiplied by the data width to get the actual size in bit.
FIFO size = write bandwidth /read bandwidth maybe be true only if write side frequency is very high as compared to read side frequency.
ie:By the time first clock edge of read edge...
For complex cases,as indicated by permute,we need to consider the burst size and the effect of subsequent burts.
FIFO size = sigma [i=1 to n burst] ( w(t) - r(t) )
For simple systems [subject to below mentioned assumptions]
FIFO size = Time to read / Time to write. ---(1)
1/T = f...
permute,
From your original example, i could see that the, only requirement is to backup 990kb of data in a sec.So Depth is not only the factor,that we need to consider.
That means depth*width = 990kb.
I think any solution to the above equation can correctly implement the requirement. Please...
Assumption made: word size is same on read side and write side.
eg: wr 100Mhz and rd 10Mhz
FIFO size is (100 -10 )*10E6
Assumption made: word size is same on read side and write side.
Then again the question comes write and read number is to be computed in which time frame? Also i think we can...
Hello Permute and KJ,
Thanks for the post.
Permute,
I think instead of peak bandwidth we need to consider the peak throughput(actual amount of DATA that is written/read in a given time frame). .
>>Look at a 1Mbps data stream and a processor capable of processing data at 100Mbps. It would...
hello FVM,
I'm confused whtr its a 32 bit location .
According to you its 16 bit organization with double data rate...
Below are some details i got from the data sheet:
AXI access is limited to 32bit at 32 bit boundary
No byte or 16 bit access or odd address access
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
