Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello All,
I am running few ocean scripts to automate the simulations. I am wondering if it is possible to pass command line argument to the ocean script directly like in PERL or TCL scripting. I think the answer is no from my search online. Any input on how to pass input to the script directly...
Re: question about CMFB
Why we use CMFB in first place is it senses node voltages and will help restore it if it changes from the desired value right? I mean if you disconnect the CMFB once the opamp works in desired bias voltages, what will you do if the node voltage drifts after some time...
question about CMFB
CMFB basic functioning is to ensure if the node voltage drifts from its actual voltage, CMFB will help restore it..
And CMFB takes some cycle to settle to its desirved bias voltage. So I think we cannot use the opamp without CMFB.. Especially when the gain of the op amp is...
SC-CMFB
It will initially oscillate but will eventually settle if I am right.. It takes certain cycles to settle and after that it will start functioning normally..
Re: ADC problems need help
For measuring dynamic parameters we use sine wave.. How ever for static performance, we use a slowly varying ramp..
Obviously the dynamic parameters should get worse when we increase the frequency. I don't think static performance (measured in terms of DNL and INL)...
kt/c noise simulation
Don't we choose the Capacitor value large enough so that the KT/C noise becomes less in comparison with quantization noise? We allow the quantization noise to dominate over KT/C noise while designing a circuit right?
CMOS operation
Operating region depends on the biasing..
If Vgs > Threshold and Vds < Vgs - Vt, then it is in triode/active region
If Vds > Vgs - Vt, then it is in saturation region.
Read Sedra Smith.. You can get complete idea over basic CMOS designs..
Analog will always be in demand.. Be it recession or not.. Even when market was booming Analog engineers were in demand.. I mean good quality Analog designers! :D
cmos image sensor noise characterization
Having INL of more than +/- 1 LSB means you will have missing codes.. For instance say there are 8 bit which means 256 codes.. There will be some missing codes in this.. Say code 120 and 56 is missing.. So that means there will be wrong code at the...
any good book for adc??
CMOS Data converters for Communications by Gustavsson is the book I followed while I did my project.. it is a very good book and I suggest you can also follow that..
In Pipelined ADC you can try OTA sharing and reduce power at the same time try and increase the bandwidth.. That could be one good project.. Try to figure out some problem statement in this..
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
