Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi Guys,
I am a digital ASIC design professional and want to get into analog IC design. Any suggestions/ideas for a challenging, relevant project that I could start off with? Should I go for PLL's or ADC/DAC's or something else?
Any ideas/suggestions are appreciated.
Thanks.
You can try using the saveClockBuffers or the displayClockMesh command. You can specify the clock domain for which you need the buffers.
---------- Post added at 07:24 ---------- Previous post was at 05:51 ----------
Something along these lines (with the db commands):
Replace the coordinates...
"Dynamic IR drop are independent of frequency whereas static IR drop vary with clock frequency. "
Do you mean to say the opposite of the above?
Apache Redhawk is a much better graphical tool for IR drop analysis.
5x means not just width but metals M2,M3,M4,M5,M6 have the design rules of Mx (spacing, area, etc.) which is specified under the Mx section in the DRM. Similarly 2y will have M7 and M8 rules as My. This is based on TSMC rules. This nomenclature may be different for different foundries.
Hi Guys,
In my SPICE .spi file, I have a NAND gate subckt by the name U1234.
This NAND gate is is defined in the .spice file and has multiple transistors, one of them being NMOS x1234.
How can I measure the voltage at the drain of this transistor in HSPICE?
The gate node is defined as...
The DRC error differences between PNR tool and signoff tool depend on the quality of your LEF file (for SOC flow). If you start seeing enclosure errors, spacing errors, etc. in your PNR tool flow but not in your DRC signoff tool, it is a good idea to check your LEF file to see if all the rules...
Hi Guys,
In one of my hspice netlists I am getting a node cap of 1e-18 F to GND. This value is showing up from the o/p of the inverter to GND. I see another 1e-18F value from the input of the second inverter to GND. The circuit is one inverter feeding another inverter. Where could this 1e-18 F...
Hi Guys,
Has anybody here done PT vs HSPICE correlations? Can anybody point me to some basic tutorials? I was reading this paper "CCS vs NLDM Comparison Based on a Complete Automated Correlation Flow between PrimeTime and HSPICE" and was not able to understand what is meant by endpoint path...
Hi Guys,
Are multi Vth FILLER cells only Nwell implants or are they full PMOS devices with VDD and VSS taps? As threshold voltage gets mentioned, I assume they have a gate and diffusion regions.
If they are just Nwell implants on P substrate i.e. diodes, what is meant by threshold voltage...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
