Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Noise Margin
Hey can anyone clear my confusion which i am having in Noise Margin
I got the concept of Noise margin but i am having some doubts in that after reading Rabey
Initially he talked about noise margin and the levels of noise margin NMh=Voh-Vih and NMl=Vil-Vol and he said that having...
IR drop Analysis
Which tool do we use for IR Drop Analysis? What i know is for Static IR Drop Analysis we go for Vstorm but i donno about Dynamic IR drop Analysis.......
And What about Short Circuit power Dissipation?? for this do we have any tool?
Please reply me
[size=18]What is the difference between pn junction diode,zener diode, antena diode? Whn we r placing this antenna diode when we are getting antenna violation how the charges gets bypassed??
[/size]
CAN ANYONE TELL ME HOW IS THE FUTURE OF PCB DESIGNING COURSE AND DO WE GET ANY JOBS IN INDIA OR GULF AS A FRESHER IF WE DO THAT?
HOW MANY COMPANIES ARE THERE IN INDIA AND GULF PLEASE LET ME KNOW ABOUT THIS...............
URGENT
Can anyone explain me why there is no electromigration in bidirectional nets...and how to know which net is bidirectional either P/G nets or Signal nets or wt?
Plz explain me in detail
Could u please tell me how the power increases? I think power remains same the only thing is delay decreases but i need the disadvantage of Folding......Can anyone tell me
ni2 logic
Does anyone know about ni2 logic cmpany which is in pune? Do this people recruit freshers? for Layout design or Physical design domain? And i am unable to see careers option in their website so i request you people to plz give me their HRs id if you can...so tht i can forward my resume..
There is one input for floorplanning and we have specifications like core to i/o distance , core utilization and so on ..
The output file for floorplan is the DEF file
For placement we need to have standard cells, before this placement we need to put a special route for Std cell...
Latchup
When PNP transistor will be on?? I think if the Vbe<0.7 then it will be on am i right? So can anyone explain this statement?
atchup may begin when Vout drops below GND due to a noise spike or an improper circuit hookup (Vout is the base of the lateral NPN Q2). If sufficient current...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
