Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by completelyuseless

  1. C

    Button increment counter (2-bit) verilog

    Hello, Ill try to answer a question as I seem to only leech off the boards :D so forgive me if this isn't that helpful. I'm not that well versed in Verilog, I've mostly used VHDL but this might help you. 1) yes you are quite right you will need some denouncing for your switch these are common...
  2. C

    Clock Validity checking

    Hello Everyone, I have an interesting problem, Its for a small PLD so only logic no core macros, etc. I have a system clock, an oscillator, I need to check its validity. to generate something very much like a "locked" signal out of a DCM or MMCM block. Here is the catch. I DONT have a...
  3. C

    help in moving from VHDL to software

    Hello everyone, As my name suggests, im not particularly bright. I managed to get the hang of VHDL. now i do it for a living. but ive always had a mental block on software. (ie: object oriented style software) like c++ and java etc. Ive done a bit of C for microcontrollers. nothing fancy. does...
  4. C

    Buffering FPGA IO pins

    yes, as the previous poster said, some of the time its possible to control the voltage level needed for the interface only through a buffer or phy chip. but its not always the best route. if the pins are bi-directional, control on these buffers may become difficult. an interesting example is...
  5. C

    SATA interface on FPGA (what is in a packet?)

    Hello everyone, i am to write an interface to a SATA HDD in vhdl for a virtex 5 fpga. (this handles the phy layer and the OOB signalling controll and the 8b/10b encoding) i have generated a RIO wrapped sata 2 core. where can i get an explanation of a byte level description of what is in the...
  6. C

    question on matrix operations

    thanks for the help, an alternative solution to my problem may concern matrix rather than vectors and rows. If i had a vector of say 16 elements. (natural integers ranging from 0 to 1023), could there exist a square matrix that when multiplied always gives me a row that has identical elements...
  7. C

    question on matrix operations

    Hi all, my question regards a row matrix and vector matrix specifically. if i have a vector and a row and multiply them to get one scalar value, is it possible at all to get the vector from the row and the scalar? (or the other way around, get the row from the vector and the scalar?) the...
  8. C

    some clever bitmanipulations for VHDL please.

    vhdl invert vector Hi all, i have to synthesise some VHDL code that will manipulate bits in a certain way. in a vector of say 'n' bits, i need to find the position of the most significant '1' in the vector and and invert the 0's that are to the left of it. eg: lets say a i have a vector that...
  9. C

    DFE interpretation questions?

    hi, sorry for such a late reply, and i really appreciate all your input. there are two equalization algorithms that i am using, RLS, and RLS with adaptive forgetting factor. the plain RLS seems to be working, but the other one seems to work fine for about 600 symbols and then suddenly all...
  10. C

    DFE interpretation questions?

    okay, that makes sence, the only thing thats bothering me now is this. the question i should really ask is what should i see happening in the tap weight vector. a while ago i did a simulation of an adaptive filter. (a plain and simple FIR feed forward filter.) the input signal was a sine wave...
  11. C

    DFE interpretation questions?

    ok, this ive seen before (or something similar atleast) except that to get the equalization error, they use d(t), and not d'(t)... it doesnt matter, ive tried both. however, whats confusing me is how does the receiver know what the transmitted signal is before the rayleigh channel? is there...
  12. C

    DFE interpretation questions?

    hi all, im not very bright and ive been struggling with this for some time. the DFE that im using has a feedforward filter and a feedback FIR filter. 1) my received signal (from a rayleigh fading channel) is input into the feedforward FIR filter. the output of the received signal is y(t) 2) i...
  13. C

    HELP: matlab code needed for DFE

    i know what you are talking about. but the built in functions and other goodies in matlab and simulink are based on the normal RLS algorithm(variable forgetting factor). the algorithm i have to use is a modified RLS algorithm. the forgetting factor is no longer variable, it is adaptive. i dont...
  14. C

    HELP: matlab code needed for DFE

    dfe matlab code hi all. i am in need of matlab code that will simulate a DFE that uses RLS algorithm with adaptive forgetting factor. this algorithm was proposed by Weilau Zhuang. any help would be greatly appreciated.
  15. C

    RLS algorithm with variable forgetting factor for DFE

    rls,variable forgetting factor hi all, Has anybody ever simulated a DFE using the RLS Algorithm with variable forgetting factor? i am getting a outputs and calculated factors that diverge to infinity. is this a common problem with DFE's due to some silly error? any help would be greatly...
See more

Part and Inventory Search

Back
Top