Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by chetan477

  1. C

    Difference between process file, rule file, runset file ?

    Hello....friends... I want to know........information contain in this files.........process file, rule file, and runset file......... please give short and sweet answer.......... Have a great day.......
  2. C

    Bit line capacitance in SRAM

    Hi........ I want to know about BIT LINE CAPACITANCE in SRAM.. Any reference, books or paper suggestions? Regards.
  3. C

    How to find the area in Mentor/IC studio?

    I have drawn layout.............using 250nm techno.....in Mentor/IC studio Now I want to know its area........how can I? Regards
  4. C

    what is better, poly or metal1?

    sram layout + metal1 hello friends, I am making SRAM layout, to make connnection between word transistor and Output......which is best, poly or metal? Regards
  5. C

    Problem in output: Inverter

    I am doing on Backend, ICstudio, Mentor. There is no error till pex, and when I running on eldo,ezwave output=input Regards
  6. C

    Problem in output: Inverter

    hello friends... There is no error in inverter, but output is not inverted, it is same as input....... what can be possible solution? Regards
  7. C

    Please explain a sentence from ELDO user guide

    Please explain: ELDO Can any one explain me.....following sentense........it is taken from......ELDO user guide........ Ground (0) Node A 0 node (i.e. ground) must always be present in the input netlist. Note Eldo does not recognize GND as GROUND! Regards
  8. C

    Error in .pex.netlist "ERROR 52: In file "./inva_n

    Re: Error in .pex.netlist Hi....... I have not made schematic...........I am doing directly on IC station........ Is it right way....? or I have to make schmatic first.....please give suggetion Please see the netlist i have posted.....below link
  9. C

    Netlist error: No node "0" found in the circuit

    I have created the pex.netlist file, when I run this file...on eldo and ezwave.....I find error..... ERROR 52: In file "./invax.pex.netlist" line 29: + No node "0" found in the circuit Is it problem of layout or netlist, should I modify netlist or layout? Please solve this error....I am...
  10. C

    Error in .pex.netlist "ERROR 52: In file "./inva_n

    no node 0 found in the circuit Hello friends...... when I run pex.netlist file using following command: eldo -ezwave -i inva_new1.pex.netlist I am getting following error: ERROR 52: In file "./inva_new1.pex.netlist" line 33: + No node "0" found in the circuit please solve this...
  11. C

    about tool for Analog and Digital design

    Please guide me if u know the flow. I have done till DRC check in CALIBER.
  12. C

    about tool for Analog and Digital design

    Can I use same tool for Both Design Analog and Digital.......basically....I am making SRAM ......so cell is Digital...and periphery is analog........ I am using Mentor.......IC station for SRAM Cell Regards chetan
  13. C

    I am getting error in IC FLOW layout DRC checking...........

    Re: I am getting error in IC FLOW layout DRC checking....... Hi........ I am new in tools for making Layout. can u suggest any tutorial to study whole flow till fabrication? I am using UMC library and making layout in Mentor Graphics+IC Flow. Regards
  14. C

    I am getting error in IC FLOW layout DRC checking...........

    "THERE ARE NO DRC RULE CHECKS in RULE FILE" ANY ONE CAN solve this problem................

Part and Inventory Search

Back
Top