Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am now using PLL1707 "SCKO3" to be a clock source for my FPGA's clock source to generate sck, bclk and lrck of
PCM1798. The clock output waveform at trigger position is as figure1.
After N clock cycles, the waveform becomes figure2
May I say that the jitter is accumulated jitter? Is my...
Thank you! Chris, nice to hear from you. I am fine and how's your new life? The problem has been solved with alternative OPAmp (THS3091) for high voltage +-10V and low distortion at 10Mhz sine wave input.
Brian
Dear all:
I got a problem with high THD degradation on simple 3 stage opamp circuit.
The THD is normal and the same as loop back from PXI-5422 (SG) to PXI-5122 (SA) on Ft(input frequency)=1Mhz sinewave or below. If inputing 10Mhz signal, THD degrad seriously per stage. I've calculated the THD...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
