Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by brenox

  1. B

    Help me get some LNA parameters of CC1000

    LNA parameters of CC1000 I'm working in modeling the CC1000 ins Verilog-AMS for further simulations with another systems described in Verilog-AMS, System C AMS, etc. I'm modeling by down-to-top way. I started by the first stage in the receive mode, the LNA block. Some of the parameters I...
  2. B

    Transceiver in Verilog-AMS

    Hi, my name is Breno and I'm studying how to implement a transceiver with some parameters. First I would like to know if anyone has a code in Verilog-AMS of a transceiver that can help me. Thanks, Breno
  3. B

    How to simulate an analog module of ADC in Verilog AMS?

    verilog ams testbench Hi, my name is Breno and I am from Brazil, so I apologize about my English. I am studying verilog AMS to implement an Analog to Digital Converter. My doubt is about how can I simulate an analog module? I tried to simulate some examples given in the page...
  4. B

    RTL Compiler- new Cadence version doesn't support commands

    rtl compiler set_attr Hi, my name is Breno and I'm working with RTL Compiler. The problem is that the new version of Cadence don't support the commands insert_scan and insert_boundary_scan. To insert the boundary scan, it can still be done using the command build_top_shell of ET. But to insert...
  5. B

    SystemVerilog - random testbench for a mux?

    SystemVerilog Hi, I'm trying to do a random coverage of a serial. For this I'm first trying to do a testbench for a mux 2:1. Actually I've already did a testbench of this, but I'm not getting it right when I try to make it random. Does anyone know how to do a random testbench for a mux? Thanks.
  6. B

    Project of Ibias - how can I project a current source

    Re: Project of Ibias It was not given any specification. The power supply is 3.15 V. But how can I project an Ibias with the less noise as possible?
  7. B

    Project of Ibias - how can I project a current source

    Project of Ibias Hello, how can I project a current source? I have to project an Ibias of 2 uA. I was thinking about projecting a Cascode Current-Sinker Inverter, but is just that simple? I've seen once, some big projects just for Ibias, so I'm not sure about this simple inverter. I've looked...
  8. B

    Simulation in Spice Opus

    spice opus Hello, I'm trying to simulate a differential amplifier in Spice Opus, but I'm having a problem and I don't know how to solve it. Here is the code: ----------------------------------------------- Transistor exp_10_SRv2 * input node 7 e 6 * output node 12 * current source --...
See more

Part and Inventory Search

Back
Top