Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
So what is an adder based clock in FPGA's or modern embedded system hardware.??I tried googling it but it gives more hints about where it is used than how and why it is different from normal clock implementations in hardware ( a counter driven by an oscillator)
thanks in advance!
cheers
Hi!
thanks again for the insightful reply.
i just took the measurements and indeed active low and levels are 0 and 5 volts. So somewhere on the motherboard is a PU resistor.
Also i looked into the PCI standard and found out that the interrupt line is open drain.
So the whole issue boils down...
HI!
Thanks for the reply!
but here is another thing what i was thinking (could be wrong here though so pardon my ignorance)
One end of my wire is connected to the PCI INTR pin on the PCI slot. the second end is being fed into the FPGA board.
Now what i do not know is where is the PU resistor...
Feeding the Interrupt line of the PCI bus from the motherboard to another device
HI all,
I am basically a software engineer who had a small circuit design issue and need some guidance.
I need to take the interrupt line of the PCI card from my motherboard and feed into a small FPGA which has a...
technical project ideas
Hi all,
A bit of background first. We, at our work place, annually hold a night for science. What we do is that all the guys at the office work together to produce demos out of their current research work and present them to general public in a fancy yet informative...
I am currently working on the feasibility of the following idea so any help would be appreciated
Its just a small project in which the goal is to control the sound emanating from the inbdividual speakers, i have two speakers attached with my PC.
WHat i want from them is that to control the...
HI all
i am trying to simulate my communication system models and i have been planning to use JTC channel models A,B and C for indoor environments.
BUt i dont know how to simulate these channels, i have tried to search the web for this JTC models but to no avail.
Any one with any idea about...
spread spectrum snr
HI folks
i am trying to relate SNR (C/N) with Es/No
while browsing on the web, i came across this formula for spread spectrum
SNR= Es/No + (1/spread_rate) [db] + (1/sampling_time) [db]
Now any one knows how this formula has been dervived. I am particularly interested...
difference between coherent and noncoherent
i have a read a few times that if Your data is differentially encoded than You dont need to know the phase. You only need to know the incoming frequency and the PLL is there do that for You.
Now i dont understand how i can avoid phase detection with...
integrating and dumping circuit
hi thanks for replying
actually i have a spreaded signal, which i despread through PN sequence through correlation, as a result i have a few corelation values and one of the values is the peak correlation, the next thing basically is to decided on which bit...
HI
i am using matlab for demodulation of dqpsk signals, my approach gave a bit of faulty answers, but whe i used a built in function in matlab, the answer came out right
upon a bit of search, i find out that matlab is using unwrap function,
i looked at its help but it looks and sounds...
Hi fellas,
I am doing CCK demodulation by 802.11 standard. I have a signal which is a real WLAN packet but i am doing the decoding off line. I know where the CCK modulation starts in a WLAN packet so i starts decoding from that very instant. My operation steps are listed below:
1. I downsample...
well its an old thread but i am also interested to know how dibits d0 and d1 rotate the whole vector,
i know that the phase of d0 and d1 is present in every chip of the codeword of CCK, but what does it mean that the presence of this phase rotate the whole vector/
br
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
