Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by beckwang

  1. B

    How to inclucde .vec file in the process of nanosim?

    nanosim I have called the service person of SYNOPSYS, he told me that the previous usage was cancelled, now it can only use the -nvec in the command to realize inlcluding .vec file.
  2. B

    VLSI-Design of Non-Volatile Memorie

    Nonvolatile memory Hi, I am also a memory designer about rom ,eprom and flash. I want to exchange view with you ! I am in china now.
  3. B

    How to inclucde .vec file in the process of nanosim?

    nanosim At first, thanks for your reply, of cource, -nvec filename.vec is a way to include vec file , but i want to know how to include the file such as:(is=vec)(en=element.vec)(ot=pa0,pa1,pa2) thank you very much!
  4. B

    How to inclucde .vec file in the process of nanosim?

    nanosim How to inclucde .vec file in the process of nanosim?
  5. B

    What's the Mirror Bit flash memory of AMD?

    Memory Design Who can tell about Mirror Bit flash memory of AMD? I am a memory designer, and want to exchange some experience. thanks!
  6. B

    I/O Pads (with ESD) - how to do it

    I/O Pads (with ESD) In the simulation of output pad, owing to the power and gound noise, How to put inductance at the power and ground line? what is the suitable value?thanks!
  7. B

    How to measure VIH and VIL (ac) in Hspice?

    vih and vil VIH(ac): ac input logic high VIL(ac): ac input logic low
  8. B

    How to measure VIH and VIL (ac) in Hspice?

    measure vih hspice it is easy to measure vih and vil through DC scan in hspice, but how to get the vih(ac) and vil (ac) value in hspice? Could you give me some advices!thank!
  9. B

    Guidelines for I/O pad simulation

    Re: I/O pad simulation noise is the important factor in the design of output pad , and driver ability , esd protection is also the important issue
  10. B

    METAL GATE in the mos transistor

    In the old process , some was appied to metal gate in the mos transistor , but with development of Si gate, Metal ( AL) gate process was replaced by SI gate? Who could tell me the disadvantages in the AL gate process? TNANKS!

Part and Inventory Search

Back
Top