Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by auromira

  1. A

    help : oop and aop in vera

    Aop à you can change the base class from a extended class OOP à changes you make in the extended class does not affect the base class In VERA you can use both OOP as well as AOP (mix between both AOP / OOP supported)
  2. A

    OTG transceiver - some questions

    otg version Hi, Which USB OTG Full speed transceiver is the best ? Why ? Are there any players for High speed OTG transceiver ? Can someone help me !!! 8)
  3. A

    Vera workshop slides - could anybody share it?

    Re: Vera workshop slides check out the post VERA TRAINING MATERIAL
  4. A

    Who can share me some vera doc, especially some introduction

    Re: Who can share me some vera doc, especially some introduc find the attached docs
  5. A

    Interface webcam to usb2.0 using stream class

    Hi, I am involved in a project to interface web cam to usb2.0.since we don't have generic driver in windows for streaming video we have decided to develop a minidriver which uses USBCAMD library and stream class provided by Microsoft. What I want to know is What are the video formats...
  6. A

    Where to find USB 1.1 chapter 9 test software?

    usb chapter 9 test Hi, Can someone tell me where I can find USB 1.1 chapter 9 test software. I searched for the software in USB.org site I could find test software for USB 2.0, which can be used for fullspeed device but to run the software I need a USB 2.0 hub which I don’t have. USB 1.1...
  7. A

    Xilinx Spartan XC2S200Pq208

    RE Thanks for your reply It solved my problem :D Can I assign different I/o standards for different signals in my constrain editor will it create a problem Regards, :D
  8. A

    Xilinx Spartan XC2S200Pq208

    xc2s200pq208 Hi , Xilinx specification says Spartan I/0 are 5V tolerant when LVTTL, LVCMOS2 and PCI33_5 are selected. I would like to know how to select these standards. Do we have a default standard setting for a xilinx device ? If so how can we differentiate the I/0 which are 5V...
  9. A

    Xilinx Impact gives error when FPGA is configured Via JTAG

    xilinx 00001111111111111111111111111110 Hi, impact Returns IDCODE different from the IDCODE In the BSDL file Returned IDCODE :00001111111111111111111111111110 IDCODE in BSDL File:00000000011000011000000010010011 Could a faulty JTAG cable be a cause of this error .Impact correctly detects the...
  10. A

    Xilinx Impact gives error when FPGA is configured Via JTAG

    xilinx impact
  11. A

    Xilinx Impact gives error when FPGA is configured Via JTAG

    idcode 00001111111111111111111111111110 Hi, when i try to configure my spartan II FPGA via JTAG Xilinx Impact gives me the following error. ERROR:. +iMPACT:583 - '1': The idcode read from the device does not match the idcode in the bsdl File. INFO:iMPACT:629 - '1': Device IDCODE ...
See more

Part and Inventory Search

Back
Top