Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Ata-Va

  1. A

    DRC and LVS in Calibre

    Hi everyone, I am using Calibre to check DRC and LVS of my layout. Unlike the Assura which seems straightforward, I am having hard times understanding DRC errors reported by Calibre. I was wondering if there is any helpful document or video in this regard? Thanks in advance.
  2. A

    How to define a port in cadence which has an impedance value that is frequency dependent

    How to define port in cadence which has a impedance value that is frequency dependent Hi Everyone, I am trying to use a port with complex value as a output termination in SP simulation of cadence. For example output port impedance value is 1/(2*pi*freq*C) which is also frequency dependent. Is...
  3. A

    Optimization task in Hspice

    Hello all, I am developing a piece of code In Hspice that performs a kind of optimization task. The code includes certain parameters (m and w values) that keep changing constantly so as to satisfy the desired goals. However, I’d like to introduce two constraints into the problem in order to...
  4. A

    [MOVED] Simulink cosimulation error

    Re: Simulink cosimulation error Thank you very much for your help BradtheRad, what do you mean?plz clarify what you mean Running what simulink or matlab+I don't think so I did it
  5. A

    [MOVED] Simulink cosimulation error

    Hi every body, I was trying to simulate my verilog code in Matlab/Simulink using HDL Verifier Toolbox,but I just run into this error and I don't know how to handle it. Error reported by S-function 'shdlcosim' in 'untitled/HK_Mash_1_1_1/S-Function': Handshaking with the server failed - Server...
  6. A

    How to save data in excel format during simulation and import into Matlab,in ADS 2013

    Hello everyone I Had designed Analog Circuit and now in order to test it,I wanna save data in excel format during simulation and import it into Matlab,I don't know whether in this Circumstance "MatlabSinkF" block of Ads will be useful or not, I Also tested "TimedataWrite" block but it was of no...
  7. A

    [SOLVED] How to take Phase from PLL output in Matlab Simulink

    We know known the PLL output is Sin(Φout) where Φout=ωout*t+Θ(t),for stability and calculation of the PLL loop I have to find transfer function of Φout(s)/ Φin(s). The Problem is how can I Take Φout from Sin( Φout) in Matlab simulink? Iam looking for something like arcsin() function but as...
  8. A

    how to calculate effective capacitance at node of circuit in ads 2013

    thx dear albbg for you reply actually i don't wanna calculate the capacitance respect to frequency I have dc analysis and I wanna calculate the output capacitance, in Hspice there is a command for this purpose ".option captab".
  9. A

    how to calculate effective capacitance at node of circuit in ads 2013

    Hi every body I wanna calculate effective capacitance at output node of my designed circuit. I am using ADS 2013 version of software. Does ADS have any option to calculate it automatically or should i write an equation for it? thx for you helps
  10. A

    import whole the truth table to the Quartus for Optmization

    And still 1 thing remains, I can not export the output in VHDL o Verilog Or block diagram format to Import Automatically to other software such as Advanced design system.
  11. A

    import whole the truth table to the Quartus for Optmization

    thx std_match it was very useful, it helped me alot by the way, if you already used it,can you tell me that how much should I relay on the answers, I mean does the software has any bug resulting in a wrong answer?
  12. A

    import whole the truth table to the Quartus for Optmization

    thx for reply dear TrickyDicky well I don't think so as far as I know at least in ISE we can export the design for automatic lay-out and ASIC application so the software must be able to generate multi level logic gate for lay-out, I don't know whether Quartus supports this feature as ISE does.
  13. A

    import whole the truth table to the Quartus for Optmization

    well I know what you mean but as a matter of fact in next step I have to Implement Transistor level of my digital circuit in ADS Software and simulated the whole Analog and digital parts together, so I need the optimized version of my digital circuit Individually.
  14. A

    import whole the truth table to the Quartus for Optmization

    How to Import whole the truth table into Quartus and automatically Optimize it Hi every one I had designed a Combinational circuit in Quartus II 13.0 but it was not optimized as the number of input variables were so many I couldn't simplify it using Karnaugh Maps ,so I decided to draw whole...
  15. A

    Converting ADS design kit for using on ADS 2013 version

    I have TSMC .18 design kit which is supported by ADS 2009 I did what had been Instructed in order to be capable of using it in ADS 2013 but at the end I run into this error: Warning(s) reported: Conversion Error: translating 'TSMC_CM018RF_DIODE' to cell 'TSMC_CM018RF_DIODE' in library...

Part and Inventory Search

Back
Top