Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
-->for simulation only need is the RTL code (.v/.vhd) and for verification, corresponding test-bench is needed.
-->for synthesis the inputs are
1) .v/.vhd (verilog/ VHDL code) - technology independent
2) design constraints
3) .lib (timing library)
outputs of synthesis
1).vg (Verilog...
Hi, I have written an article regarding physical design of standard cells. I need a feedback about the article as well as suggestions to improve and dos and donts while writing a technical article. Since this is my first article i'm expecting suggestions from viewers. Here I attach the link of...
Job opportunities in US for VLSI masters is more. As soon as you finish your first year you will get internship in any company for sure. But first decide in which area you are interest in, front-end or back-end and then start your course according to that. Verilog is essential for front end...
Hi, I completed M.Tech in VLSI and I placed in wipro software. In the mean time i completed a diploma training in ASIC physical design also. I'm interested in VLSI back-end field. Shall i join in wipro software or to wait for other vlsi opportunity? some are telling me to search for VLSI jobs by...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
